參數(shù)資料
型號(hào): ICS97ULP877AH
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 7/14頁
文件大?。?/td> 0K
描述: IC CLOCK DRIVER 1.8V LP 52-BGA
產(chǎn)品變化通告: Product Discontinuation 09/Dec/2011
標(biāo)準(zhǔn)包裝: 325
類型: 時(shí)鐘緩沖器/驅(qū)動(dòng)器,零延遲緩沖器,多路復(fù)用器
PLL:
主要目的: 存儲(chǔ)器,DDR2
輸入: 時(shí)鐘
輸出: SSTL-18
電路數(shù): 1
比率 - 輸入:輸出: 1:10
差分 - 輸入:輸出: 是/是
頻率 - 最大: 410MHz
電源電壓: 1.7 V ~ 1.9 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 52-VFBGA
供應(yīng)商設(shè)備封裝: 52-CABGA(4.5x7.0)
包裝: 托盤
其它名稱: 97ULP877AH
2
ICS97ULP877A
7116—03/27/07
Pin Descriptions
l
a
n
i
m
r
e
T
e
m
a
N
n
o
i
t
p
i
r
c
s
e
D
l
a
c
i
r
t
c
e
l
E
s
c
i
t
s
i
r
e
t
c
a
r
a
h
C
D
N
G
Ad
n
u
o
r
G
g
o
l
a
n
A
d
n
u
o
r
G
V
A
D
r
e
w
o
p
g
o
l
a
n
A
l
a
n
i
m
o
n
V
8
.
1
T
N
I
_
K
L
Cr
o
t
s
i
s
e
r
n
w
o
d
l
u
p
)
m
h
O
K
0
1
-
K
0
1
(
a
h
t
i
w
t
u
p
n
i
k
c
o
l
C
t
u
p
n
i
l
a
i
t
n
e
r
e
f
i
D
C
N
I
_
K
L
C
r
o
t
s
i
s
e
r
n
w
o
d
l
u
p
)
m
h
O
K
0
1
-
K
0
1
(
a
h
t
i
w
t
u
p
n
i
k
c
o
l
c
y
r
a
t
n
e
l
p
m
o
C
t
u
p
n
i
l
a
i
t
n
e
r
e
f
i
D
T
N
I
_
B
Ft
u
p
n
i
k
c
o
l
c
k
c
a
b
d
e
F
t
u
p
n
i
l
a
i
t
n
e
r
e
f
i
D
C
N
I
_
B
Ft
u
p
n
i
k
c
o
l
c
k
c
a
b
d
e
f
y
r
a
t
n
e
m
e
l
p
m
o
C
t
u
p
n
i
l
a
i
t
n
e
r
e
f
i
D
T
U
O
_
B
Ft
u
p
t
u
o
k
c
o
l
c
k
c
a
b
d
e
F
t
u
p
t
u
o
l
a
i
t
n
e
r
e
f
i
D
C
T
U
O
_
B
Ft
u
p
t
u
o
k
c
o
l
c
k
c
a
b
d
e
f
y
r
a
t
n
e
m
e
l
p
m
o
C
t
u
p
t
u
o
l
a
i
t
n
e
r
e
f
i
D
E
O)
s
u
o
n
o
r
h
c
n
y
s
A
(
e
l
b
a
n
E
t
u
p
t
u
O
t
u
p
n
i
S
O
M
C
V
L
S
OV
r
o
D
N
G
o
t
d
e
i
t
(
t
c
e
l
e
S
t
u
p
t
u
O
Q
D
)t
u
p
n
i
S
O
M
C
V
L
D
N
Gd
n
u
o
r
G
d
n
u
o
r
G
V
Q
D
r
e
w
o
p
t
u
p
t
u
o
d
n
a
c
i
g
o
L
l
a
n
i
m
o
n
V
8
.
1
]
9
:
0
[
T
K
L
Cs
t
u
p
t
u
o
k
c
o
l
C
s
t
u
p
t
u
o
l
a
i
t
n
e
r
e
f
i
D
]
9
:
0
[
C
K
L
Cs
t
u
p
t
u
o
k
c
o
l
c
y
r
a
t
n
e
m
e
l
p
m
o
C
s
t
u
p
t
u
o
l
a
i
t
n
e
r
e
f
i
D
B
Nll
a
b
o
N
The PLL clock buffer, ICS97ULP877A, is designed for a VDDQ of 1.8 V, a AVDD of 1.8 V and differential data input and
output levels. Package options include a plastic 52-ball VFBGA and a 40-pin MLF.
ICS97ULP877A is a zero delay buffer that distributes a differential clock input pair (CLK_INT, CLK_INC) to ten
differential pair of clock outputs (CLKT[0:9], CLKC[0:9]) and one differential pair feedback clock outputs (FB_OUTT,
FBOUTC). The clock outputs are controlled by the input clocks (CLK_INT, CLK_INC), the feedback clocks (FB_INT,
FB_INC), the LVCMOS program pins (OE, OS) and the Analog Power input (AVDD).When OE is low, the outputs (except
FB_OUTT/FB_OUTC) are disabled while the internal PLL continues to maintain its locked-in frequency. OS (Output
Select) is a program pin that must be tied to GND or VDDQ.When OS is high, OE will function as described above.When
OS is low, OE has no effect on CLKT7/CLKC7 (they are free running in addition to FB_OUTT/FB_OUTC).When AVDD
is grounded, the PLL is turned off and bypassed for test purposes.
When both clock signals (CLK_INT, CLK_INC) are logic low, the device will enter a low power mode. An input logic
detection circuit on the differential inputs, independent from the input buffers, will detect the logic low level and perform
a low power state where all outputs, the feedback and the PLL are OFF.When the inputs transition from both being logic
low to being differential signals, the PLL will be turned back on, the inputs and outputs will be enabled and the PLL
will obtain phase lock between the feedback clock pair (FB_INT, FB_INC) and the input clock pair (CLK_INT, CLK_INC)
within the specified stabilization time tSTAB.
The PLL in ICS97ULP877A clock driver uses the input clocks (CLK_INT, CLK_INC) and the feedback clocks (FB_INT,
FB_INC) to provide high-performance, low-skew, low-jitter output differential clocks (CLKT[0:9], CLKC[0:9]).
ICS97ULP877A is also able to track Spread Spectrum Clocking (SSC) for reduced EMI.
ICS97ULP877A is characterized for operation from 0°C to 70°C.
相關(guān)PDF資料
PDF描述
D38999/20FG75SA CONN RCPT 4POS WALL MNT W/SCKT
MAX3232EEWE IC TXRX RS232 LP 1MBPS 16-SOIC
CS3102A-36-54S CONN RCPT 39POS BOX MNT W/SCKT
MAX243EWE IC TXRX DUAL RS232 35V 16-SOIC
VE-22R-IW-B1 CONVERTER MOD DC/DC 7.5V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS97ULP877AHLF 功能描述:IC CLOCK DRIVER 1.8V LP 52-BGA RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ICS97ULP877AHLFT 功能描述:IC CLOCK DRIVER 1.8V LP 52-BGA RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ICS97ULP877AHT 功能描述:IC CLOCK DRIVER 1.8V LP 52-BGA RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ICS97ULP877BH 功能描述:IC CLOCK DRIVER 1.8V LP 52-BGA RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ICS97ULP877BHLF 功能描述:IC CLK DVR 1.8V LP WIDE 52-BGA RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6