參數(shù)資料
型號(hào): ICS9DB801YGT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘及定時(shí)
英文描述: 9DB SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
封裝: 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-48
文件頁數(shù): 11/18頁
文件大?。?/td> 173K
代理商: ICS9DB801YGT
2
Integrated
Circuit
Systems, Inc.
ICS9DB801
1015B—09/07/06
PIN #
PIN NAME
PIN
TYPE
DESCRIPTION
1SRC_DIV#
IN
Active low Input for determining SRC output frequency SRC or
SRC/2.
0 = SRC/2, 1= SRC
2
VDD
PWR
Power supply, nominal 3.3V
3
GND
PWR
Ground pin.
4
SRC_IN
IN
0.7 V Differential SRC TRUE input
5
SRC_IN#
IN
0.7 V Differential SRC COMPLEMENTARY input
6OE_0
IN
Active high input for enabling outputs.
0 = tri-state outputs, 1= enable outputs
7OE_3
IN
Active high input for enabling outputs.
0 = tri-state outputs, 1= enable outputs
8
DIF_0
OUT
0.7V differential true clock outputs
9
DIF_0#
OUT
0.7V differential complement clock outputs
10
GND
PWR
Ground pin.
11
VDD
PWR
Power supply, nominal 3.3V
12
DIF_1
OUT
0.7V differential true clock outputs
13
DIF_1#
OUT
0.7V differential complement clock outputs
14
OE_1
IN
Active high input for enabling outputs.
0 = tri-state outputs, 1= enable outputs
15
OE_2
IN
Active high input for enabling outputs.
0 = tri-state outputs, 1= enable outputs
16
DIF_2
OUT
0.7V differential true clock outputs
17
DIF_2#
OUT
0.7V differential complement clock outputs
18
GND
PWR
Ground pin.
19
VDD
PWR
Power supply, nominal 3.3V
20
DIF_3
OUT
0.7V differential true clock outputs
21
DIF_3#
OUT
0.7V differential complement clock outputs
22
BYPASS#/PLL
IN
Input to select Bypass(fan-out) or PLL (ZDB) mode
0 = Bypass mode, 1= PLL mode
23
SCLK
IN
Clock pin of SMBus circuitry, 5V tolerant.
24
SDATA
I/O
Data pin for SMBus circuitry, 5V tolerant.
Pin Desription for OE_INV = 0
相關(guān)PDF資料
PDF描述
ICS9DB803DGT 9DB SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
ICS9FG104YGLFT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
ICS9FG104YGT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
ICS9FG107YGT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS9FG107YGLNT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS9DB803DFILF 制造商:Integrated Device Technology Inc 功能描述:IC BUFFER 8OUTPUT DIFF 48-SSOP
ICS9DB803DFILFT 制造商:Integrated Device Technology Inc 功能描述:IC BUFFER 8OUTPUT DIFF 48-SSOP
ICS9DB803DFLF 功能描述:IC BUFFER 8OUTPUT DIFF 48-SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:PCI Express® (PCIe) 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6
ICS9DB803DFLFT 功能描述:IC BUFFER 8OUTPUT DIFF 48-SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:PCI Express® (PCIe) 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6
ICS9DB803DGILF 功能描述:IC BUFFER 8OUTPUT DIFF 48-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:PCI Express® (PCIe) 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6