- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360788 > ICSLV810RILF Buffer/Clock Driver PDF資料下載
參數(shù)資料
| 型號： | ICSLV810RILF |
| 英文描述： | Buffer/Clock Driver |
| 中文描述： | 緩沖器/時鐘驅(qū)動器 |
| 文件頁數(shù)： | 1/12頁 |
| 文件大?。?/td> | 145K |
| 代理商： | ICSLV810RILF |
ICSLV810
Buffer/Clock Driver
MDS LV810 F
1
Revision 101305
Integrated Circuit Systems, Inc.
●
525 Race Street, San Jose, CA 95126
●
tel (408) 297-1201
●
www.icst.com
Description
The ICSLV810 is a low skew 1.5 V to 2.5 V, 1:10 fanout
buffer. This device is specifically designed for data
communications clock management. The large fanout
from a single input line reduces loading on the input
clock. The TTL level outputs reduce noise levels on the
part. Typical applications are clock and signal
distribution.
Features
Packaged in 20-pin QSOP/SSOP
Split 1:10 fanout Buffer
Maximum skew between outputs of different
packages 0.75 ns
Max propagation delay of 3.8 ns
Operating voltage of 1.5 V to 2.5 V on Bank A
Operating voltage of 1.5 V to 2.5 V on Banks B and C
Advanced, low power, CMOS process
Industrial temperature range -40
°
C to +85
°
C
3.3 V tolerant input when VDDA=2.5 V
Available in Pb (lead) free packaging
Block Diagram
CLK 1
CLK 2
CLK 3
CLK 4
CLK 5
CLK 6
CLK 7
CLK 8
CLK 9
CLK 10
VDDA
VDDB
CLKIN
VDDC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICSSSTUA32S869B | 14-Bit Configurable Registered Buffer for DDR2 |
| ICSSSTUB32866B | 25-Bit Configurable Registered Buffer for DDR2 |
| ICSSSTUB32866Bz(LF)T | 25-Bit Configurable Registered Buffer for DDR2 |
| ICSSSTUB32871A | 27-Bit Registered Buffer for DDR2 |
| ICSSSTUB32871AzLFT | 27-Bit Registered Buffer for DDR2 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICSLV810RILFT | 制造商:ICS 制造商全稱:ICS 功能描述:Buffer/Clock Driver |
| ICSLV810RIT | 制造商:ICS 制造商全稱:ICS 功能描述:Buffer/Clock Driver |
| IC-SM2L | 制造商:ICHAUS 制造商全稱:ICHAUS 功能描述:LINEAR AMR SENSOR (2 mm) |
| IC-SM2LCHIP | 制造商:ICHAUS 制造商全稱:ICHAUS 功能描述:LINEAR AMR SENSOR (2 mm) |
| IC-SM5L | 制造商:ICHAUS 制造商全稱:ICHAUS 功能描述:LINEAR AMR SENSOR (5 mm) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。