- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67710 > ICSS98UAE877AKLFT (INTEGRATED DEVICE TECHNOLOGY INC) 98UAE SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40 PDF資料下載
參數(shù)資料
| 型號(hào)： | ICSS98UAE877AKLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 98UAE SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40 |
| 封裝： | 6 X 6 MM, LEAD FREE, PLASTIC, MLF-40 |
| 文件頁數(shù)： | 5/18頁 |
| 文件大?。?/td> | 331K |
| 代理商： | ICSS98UAE877AKLFT |
ICS98UAE877A
1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER
COMMERCIAL TEMPERATURE GRADE
1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER
13
ICS98UAE877A
7181/2
Figure 9: Dynamic Phase Offset
Figure 10: Time Delay Between OE and Clock Output (Y, Y)
CLK
FB_IN
t(
)
t(
)dyn
SSC OFF
SSC ON
t(
)dyn
t(
)
t(
)dyn
SSC OFF
SSC ON
t(
)dyn
OE
50% VDDQ
tEN
50% VDDQ
Y, Y
Y
OE
50% VDDQ
tDIS
50% VDDQ
Y
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICSSSTU3286AHLFT | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
| ICSSSTUA32864BHMLFT | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
| ICSSSTUA32866BHLFT | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
| ICSSSTUA32866BHLFT | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
| ICSSSTUA32S865AH-T | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA160 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICSSSTU32864 | 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer |
| ICSSSTUA32S869B | 制造商:ICS 制造商全稱:ICS 功能描述:14-Bit Configurable Registered Buffer for DDR2 |
| ICSSSTUAF32865A | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAF32865AHLFT | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAF32866B | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。