參數(shù)資料
型號(hào): ICSSSTV16857CG-T
英文描述: DDR 14-Bit Registered Buffer
中文描述: 復(fù)員14位注冊(cè)緩沖區(qū)
文件頁(yè)數(shù): 8/8頁(yè)
文件大小: 81K
代理商: ICSSSTV16857CG-T
8
CSSSTV16857C
0002F—10/25/02
AREA
INDEX
1 2
N
D
E1
E
α
PLANE
SEATING
A1
A
A2
e
- C -
b
c
L
aaa
C
MIN
--
0.05
0.80
0.13
0.09
SEE VARIATIONS
6.40 BASIC
MAX
1.20
0.15
1.05
0.23
0.20
MIN
--
.002
.032
.005
.0035
SEE VARIATIONS
0.252 BASIC
MAX
.047
.006
.041
.009
.008
A
A1
A2
b
c
D
E
E1
e
L
N
α
aaa
4.30
4.50
.169
0.016 BASIC
.177
0.45
SEE VARIATIONS
0.75
.018
SEE VARIATIONS
.030
--
--
.003
0.08
VARIATIONS
MIN
9.60
MAX
9.80
MIN
.378
MAX
.386
48
10-0037
N
D mm.
D (inch)
Reference Doc.: JEDEC Publication 95, M O-153
0.40 BASIC
SYMBOL
In Millimeters
COMMON DIMENSIONS
In Inches
COMMON DIMENSIONS
4.40 mm. Body, 0.40 mm. pitch TSSOP
(173 mil)
(16 mil)
Ordering Information
ICSSSTV16857CL-T
Designation for tape and reel packaging
Pattern Number (2 or 3 digit number for parts with ROM code
patterns)
Package Type
L = TSSOP (TVSOP)
Device Type (consists of 3 or 4 digit numbers)
Prefix
ICS, AV = Standard Device
Example:
ICS XXXX
y
L - PPP - T
相關(guān)PDF資料
PDF描述
ICSSSTV16857yG-T DDR 14-Bit Registered Buffer
ICSSSTV16859CG-T DDR 13-Bit to 26-Bit Registered Buffer
ICSSSTV16859yG-T DDR 13-Bit to 26-Bit Registered Buffer
ICSSSTV32852 DDR 24-Bit to 48-Bit Registered Buffer
ICSSSTV32852yHT DDR 24-Bit to 48-Bit Registered Buffer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICSSSTV16857YG-T 制造商:ICS 制造商全稱(chēng):ICS 功能描述:DDR 14-Bit Registered Buffer
ICSSSTV16857YL-T 制造商:ICS 制造商全稱(chēng):ICS 功能描述:DDR 14-Bit Registered Buffer
ICSSSTV16859 制造商:ICS 制造商全稱(chēng):ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer
ICSSSTV16859CG-T 制造商:ICS 制造商全稱(chēng):ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer
ICSSSTV16859YG-T 制造商:ICS 制造商全稱(chēng):ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer