- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360786 > ICSXXXXYFLFT 26/SKT/TB/2R/10AVE/90:10 PDF資料下載
參數(shù)資料
| 型號(hào)： | ICSXXXXYFLFT |
| 英文描述： | 26/SKT/TB/2R/10AVE/90:10 |
| 中文描述： | 系統(tǒng)時(shí)鐘芯片的支持ATI RS400 P4TM的系統(tǒng) |
| 文件頁(yè)數(shù)： | 8/19頁(yè) |
| 文件大小： | 206K |
| 代理商： | ICSXXXXYFLFT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
8
Integrated
Circuit
Systems, Inc.
ICS951411
0891E—03/07/05
SMBus Table: Frequency Select Register
Pin #
Byte 0
Name
Control Function
Type
0
1
PWD
Bit 7
FS Source
Latched Input or SMBus
Frequency Select
RW
Latched
Inputs
SMBus
0
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
NOTE: Byte 0 bit 6 and Byte 0 bit 3 must BOTH be '1' to enable spread for the PCI $ CPU clocks.
Byte 5 bit 4 must be set to 1 to enable spread for the SRC & ATIGCLKS.
SS_EN
Reserved
CK410#
CPU FS3
CPU FS_C
CPU FS_B
CPU FS_A
Spread Enable
Reserved
CPU Freq Select Bit 4
CPU SS_EN
CPU Freq Select Bit 2
CPU Freq Select Bit 1
CPU Freq Select Bit 0
RW
RW
RW
RW
RW
RW
RW
OFF
ON
0
X
Reserved
Reserved
Latched
0
Latched
Latched
Latched
SMBus Table: Output Control Register
Pin #
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
43,42
Name
PCICLK0
CPUCLK2
USB_48MHz
REF0
REF1
REF2
CPUCLK0
CPUCLK1
Control Function
Output Enable
Output Enable
Output Enable
Output Enable
Output Enable
Output Enable
Output Enable
Output Enable
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
1
PWD
1
1
1
1
1
1
1
1
Disable
Disable
Disable
Disable
Disable
Disable
Disable
Disable
Enable
Enable
Enable
Enable
Enable
Enable
Enable
Enable
SMBus Table: CLKREQB# Output Control Register
Pin #
Byte 2
Name
Control Function
CLKREQB# Controls
SRC7
CLKREQB# Controls
SRC6
CLKREQB# Controls
SRC5
CLKREQB# Controls
SRC4
CLKREQB# Controls
SRC3
Reserved
Reserved
CLKREQB# Controls
SRC0
Type
0
1
PWD
Bit 7
REQBSRC7
RW
Does not
control
Does not
control
Does not
control
Does not
control
Does not
control
Reserved
Reserved
Does not
control
Controls
0
Bit 6
REQBSRC6
RW
Controls
0
Bit 5
REQBSRC5
RW
Controls
0
Bit 4
REQBSRC4
RW
Controls
0
Bit 3
REQBSRC3
RW
Controls
0
Bit 2
Bit 1
Reserved
Reserved
RW
RW
Reserved
Reserved
X
X
Bit 0
REQBSRC0
RW
Controls
0
NOTE: CPU0_Stop_En (Byte2, bit 2) only exists in devices with REV ID = 2 or higher
-
34,33
18,19
22,23
24,25
-
12,13
16,17
54
53
52
47,46
Byte 1
50
41,40
4
-
-
-
-
-
See Table 1: CPU
Frequency Selection Table
-
-
-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICSXXXXYGLFT | System Clock Chip for ATI RS400 P4TM-based Systems |
| ICS951412YGLFT | System Clock Chip for ATI RS480 K8-based Systems |
| ICS951412 | 16-Bit Buffers/Drivers With 3-State Outputs 48-TSSOP -40 to 85 |
| ICS951412YFLFT | System Clock Chip for ATI RS480 K8-based Systems |
| ICS951601 | General Purpose Frequency Timing Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICSXXXXYGLFT | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:System Clock Chip for ATI RS400 P4TM-based Systems |
| IC-SY WK1D | 制造商:LASER COMPONENTS 功能描述:DEVELOPMENT KIT LD DRIVER |
| ICT-075-A-10.0-G | 制造商:Interconnect Devices Inc (IDI) 功能描述:contact probe, .075' CTR 3 amp, concave 90 deg |
| ICT-075-A-10-G S/C | 功能描述:觸點(diǎn)探頭 .075’ CTR 3AMP PROBE HEADED 90 DEG CNCAVE RoHS:否 制造商:IDI 類(lèi)型:Probes 尖端類(lèi)型:Spherical Radius 長(zhǎng)度:8.26 mm 電流額定值:10 A 彈力:2.3 oz 行程:1.52 mm 系列:101050 |
| ICT-075-A-5-G | 制造商:Interconnect Devices Inc (IDI) 功能描述:SPRING CONTACT PROBE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。