參數(shù)資料
型號(hào)： IDT54FCT2573DTPYB
廠商： Integrated Device Technology, Inc.
英文描述： Ceramic Chip Capacitors / Standard X7R; Capacitance [nom]: 0.47uF; Working Voltage (Vdc)[max]: 100V; Capacitance Tolerance: +/-5%; Dielectric: Multilayer Ceramic; Temperature Coefficient: X7R; Lead Style: Surface Mount Chip; Lead Dimensions: 1206; Termination: Tin Plated Nickel Barrier; Body Dimensions: 0.126" x 0.063"; Container: Bulk; Features: Unmarked
中文描述： 快速CMOS八路透明鎖存
文件頁(yè)數(shù)： 6/8頁(yè)
文件大?。?/td> 182K
代理商： IDT54FCT2573DTPYB
6.12
6
IDT54/74FCT373T/AT/CT/DT - 2373T/AT/CT, IDT54/74FCT533T/AT/CT, IDT54/74FCT573T/AT/CT/DT - 2573T/AT/CT
FAST CMOS OCTAL TRANSPARENT LATCHES
MILITARY AND COMMERCIAL TEMPERATURE RANGES
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
FCT373T/2373T/573T/2573T
FCT373AT/2373AT/573AT/2573AT
Com'l.
Mil.
Com'l.
Mil.
Symbol
t
PLH
t
PHL
Parameter
Conditions
(1)
C
L
= 50pF
R
L
= 500
Min
.
(2)
1.5
Max
.
8.0
Min
.
(2)
1.5
Max
.
8.5
Min
.
(2)
1.5
Max
.
5.2
Min
.
(2)
1.5
Max
.
5.6
Unit
ns
Propagation Delay
D
N
to O
N
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
SU
Propagation Delay
LE to O
N
Output Enable Time
2.0
13.0
2.0
15.0
2.0
8.5
2.0
9.8
ns
1.5
12.0
1.5
13.5
1.5
6.5
1.5
7.5
ns
Output Disable Time
1.5
7.5
1.5
10.0
1.5
5.5
1.5
6.5
ns
Set-up Time HIGH
or LOW, D
N
to LE
Hold Time HIGH
or LOW, D
N
to LE
LE Pulse Width HIGH
2.0
—
2.0
—
2.0
—
2.0
—
ns
t
H
1.5
—
1.5
—
1.5
—
1.5
—
ns
t
W
6.0
—
6.0
—
5.0
—
6.0
—
ns
2564 tbl 10
2564 tbl 11
FCT533T
FCT533AT
FCT533CT
Com'l.
Mil.
Com'l.
Mil.
Com'l.
Mil.
Symbol
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
SU
Parameter
Conditions
(1)
Min.
(2)
Max. Min.
(2)
Max. Min.
(2)
Max. Min.
(2)
Max. Min.
(2)
Max. Min.
(2)
Max. Unit
C
L
= 50pF
R
L
= 500
2.0
13.0
2.0
14.0
2.0
8.5
Propagation Delay
D
N
to
O
N
Propagation Delay
LE to
O
N
Output Enable
Time
Output Disable
Time
Set-up Time HIGH
or LOW, D
N
to LE
Hold Time HIGH
or LOW, D
N
to LE
LE Pulse Width HIGH
1.5
10.0
1.5
12.0
1.5
5.2
1.5
5.6
1.5
4.2
1.5
5.1
ns
2.0
9.8
2.0
5.5
2.0
8.0
ns
1.5
11.0
1.5
12.5
1.5
6.5
1.5
7.5
1.5
5.5
1.5
6.3
ns
1.5
7.0
1.5
8.5
1.5
5.5
1.5
6.5
1.5
5.0
1.5
5.9
ns
2.0
—
2.0
—
2.0
—
2.0
—
2.0
—
2.0
—
ns
t
H
1.5
—
1.5
—
1.5
—
1.5
—
1.5
—
1.5
—
ns
t
W
6.0
—
6.0
—
5.0
—
6.0
—
5.0
—
6.0
—
2564 tbl 12
ns
FCT373CT/2373CT/573CT/2573CT
FCT373DT/573DT
Com'l.
Mil.
Com'l.
Mil.
Symbol
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
SU
Parameter
Conditions
(1)
C
L
= 50pF
R
L
= 500
Min
.
(2)
1.5
Max
.
4.2
Min
.
(2)
1.5
Max
.
5.1
Min
.
(2)
1.5
Max
.
3.8
Min
.
(2)
—
Max
.
—
Unit
ns
Propagation Delay
D
N
to O
N
Propagation Delay
LE to O
N
Output Enable Time
2.0
5.5
2.0
8.0
2.0
4.0
—
—
ns
1.5
5.5
1.5
6.3
1.5
4.8
—
—
ns
Output Disable Time
1.5
5.0
1.5
5.9
1.5
4.0
—
—
ns
Set-up Time HIGH
or LOW, D
N
to LE
Hold Time HIGH
or LOW, D
N
to LE
LE Pulse Width HIGH
(3)
2.0
—
2.0
—
1.5
—
—
—
ns
t
H
1.5
—
1.5
—
1.0
—
—
—
ns
t
W
5.0
—
6.0
—
3.0
—
—
—
ns
NOTES
:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.
相關(guān)PDF資料
PDF描述
IDT54FCT2573DTQ FAST CMOS OCTAL TRANSPARENT LATCHES
IDT54FCT2573DTQB FAST CMOS OCTAL TRANSPARENT LATCHES
IDT54FCT2573DTSO FAST CMOS OCTAL TRANSPARENT LATCHES
IDT54FCT2573DTSOB CAP 0.47UF 25V 5% X7R SMD-1206 TR-7-PL SN-NIBAR
IDT54FCT2573T FAST CMOS OCTAL TRANSPARENT LATCHES
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT54FCT273DB 制造商:Integrated Device Technology Inc 功能描述:
IDT54FCT273TDB 制造商:Integrated Device Technology Inc 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 1-Element 20-Pin CDIP
IDT54FCT273TLB 制造商:Integrated Device Technology Inc 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 1-Element 20-Pin LCC
IDT54FCT299ADB 制造商:Integrated Device Technology Inc 功能描述:
IDT54FCT299DB 制造商:Integrated Device Technology Inc 功能描述:Shift Register, 20 Pin, Ceramic, DIP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*