- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377468 > IDT54FCT648ATL (Integrated Device Technology, Inc.) FAST CMOS OCTAL TRANSCEIVER/ REGISTERS (3-STATE) PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT54FCT648ATL |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | FAST CMOS OCTAL TRANSCEIVER/ REGISTERS (3-STATE) |
| 中文描述： | 快速CMOS八端口收發(fā)器/寄存器（3態(tài)） |
| 文件頁數(shù)： | 7/9頁 |
| 文件大小： | 189K |
| 代理商： | IDT54FCT648ATL |
IDT54/74FCT646/2646/652/2652T/AT/CT/DT, 648T/AT/CT
FAST CMOS OCTAL TRANSCEIVER/REGISTER
MILITARY AND COMMERCIAL TEMPERATURE RANGES
6.20
7
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
2634 tbl 09
NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. GAB,
GBA
to Bus for 652.
4. This parameter is guaranteed but not tested.
2634 tbl 10
646/648/652T
2646/2652T
Com'l.
646/648/652AT
2646/2652AT
Com'l.
Mil.
Mil.
Symbol
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
PLH
t
PHL
t
PLH
t
PHL
t
SU
Parameter
Condition
(1)
C
L
= 50pF
R
L
= 500
Min.(2)
2.0
Max.
9.0
Min.(2)
2.0
Max.
11.0
Min.(2)
2.0
Max.
6.3
Min.(2)
2.0
Max.
7.7
Unit
ns
Propagation Delay
Bus to Bus
Output Enable Time,
G
,
DIR to Bus
(3)
Output Disable Time,
G
,
DIR to Bus
(3)
Propagation Delay
Clock to Bus
Propagation Delay SBA or
SAB to Bus
Set-up Time HIGH or LOW
Bus to Clock
Hold Time HIGH or LOW
Bus to Clock
Clock Pulse Width,
HIGH or LOW
2.0
14.0
2.0
15.0
2.0
9.8
2.0
10.5
ns
2.0
9.0
2.0
11.0
2.0
6.3
2.0
7.7
ns
2.0
9.0
2.0
10.0
2.0
6.3
2.0
7.0
ns
2.0
11.0
2.0
12.0
2.0
7.7
2.0
8.4
ns
4.0
—
4.5
—
2.0
—
2.0
—
ns
t
H
2.0
—
2.0
—
1.5
—
1.5
—
ns
t
W
6.0
—
6.0
—
5.0
—
5.0
—
ns
646/648/652CT
2646/2652CT
Com'l.
646/652DT
Mil.
Com'l.
Mil.
Symbol
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
PLH
t
PHL
t
PLH
t
PHL
t
SU
Parameter
Condition
(1)
C
L
= 50pF
R
L
= 500
Min.(2)
1.5
Max.
5.4
Min.(2)
1.5
Max.
6.0
Min.(2)
1.5
Max.
4.4
Min.(2)
—
Max.
—
Unit
ns
Propagation Delay
Bus to Bus
Output Enable Time,
G
,
DIR to Bus
(3)
Output Disable Time,
G
,
DIR to Bus
(3)
Propagation Delay
Clock to Bus
Propagation Delay SBA or
SAB to Bus
Set-up Time HIGH or LOW
Bus to Clock
Hold Time HIGH or LOW
Bus to Clock
Clock Pulse Width,
HIGH or LOW
(4)
1.5
7.8
1.5
8.9
1.5
5.0
—
—
ns
1.5
6.3
1.5
7.7
1.5
4.3
—
—
ns
1.5
5.7
1.5
6.3
1.5
4.4
—
—
ns
1.5
6.2
1.5
7.0
1.5
5.0
—
—
ns
2.0
—
2.0
—
1.5
—
—
—
ns
t
H
1.5
—
1.5
—
1.0
—
—
—
ns
t
W
5.0
—
5.0
—
3.0
—
—
—
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT54FCT648ATLB | CAP 0.033UF 50V 5% X7R SMD-1210 TR-7-PL SN-NIBAR |
| IDT54FCT648ATP | Ceramic Chip Capacitors / Standard X7R; Capacitance [nom]: 0.033uF; Working Voltage (Vdc)[max]: 100V; Capacitance Tolerance: +/-10%; Dielectric: Multilayer Ceramic; Temperature Coefficient: X7R; Lead Style: Surface Mount Chip; Lead Dimensions: 1210; Termination: Tin Plated Nickel Barrier; Body Dimensions: 0.126" x 0.098"; Container: Bulk; Features: Unmarked |
| IDT54FCT648ATPB | FAST CMOS OCTAL TRANSCEIVER/ REGISTERS (3-STATE) |
| IDT54FCT648ATPG | FAST CMOS OCTAL TRANSCEIVER/ REGISTERS (3-STATE) |
| IDT54FCT648ATPY | Ceramic Chip Capacitors / Standard X7R; Capacitance [nom]: 0.033uF; Working Voltage (Vdc)[max]: 200V; Capacitance Tolerance: +/-10%; Dielectric: Multilayer Ceramic; Temperature Coefficient: X7R; Lead Style: Surface Mount Chip; Lead Dimensions: 1210; Termination: Tin Plated Nickel Barrier; Body Dimensions: 0.126" x 0.098"; Container: Bulk; Features: Unmarked |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT54FCT648ATLM | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT54FCT821ADB | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT54FCT821BDB | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT54FCT821HATEB | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT54FCT821HCTEB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。