- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377224 > IDT54FCT823BTEB (INTEGRATED DEVICE TECHNOLOGY INC) CAP 0.47UF 50V 10% X7R SMD-1210 TR-7-PL SN-NIBAR PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT54FCT823BTEB |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | CAP 0.47UF 50V 10% X7R SMD-1210 TR-7-PL SN-NIBAR |
| 中文描述： | FCT SERIES, 9-BIT DRIVER, TRUE OUTPUT, CDFP24 |
| 封裝： | CERPACK-24 |
| 文件頁(yè)數(shù)： | 7/9頁(yè) |
| 文件大小： | 178K |
| 代理商： | IDT54FCT823BTEB |
IDT54/74FCT821AT/BT/CT, 823/825AT/BT/CT/DT
HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS
MILITARY AND COMMERCIAL TEMPERATURE RANGES
6.21
7
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
FCT821/823/825CT
FCT823DT
Com'l.
Mil.
Com'l.
Symbol
t
PLH
t
PHL
Parameter
Condition
(1)
C
L
= 50pF
R
L
= 500
C
L
= 300pF
(4)
R
L
= 500
C
L
= 50pF
R
L
= 500
Min
.
(2)
1.5
Max.
6.0
Min
.
(2)
1.5
Max.
7.0
Min
.
(2)
1.5
Max.
5.0
Unit
ns
Propagation Delay
CP to Y
I
(
OE
= LOW)
1.5
12.5
1.5
13.5
1.5
8.5
t
SU
Set-up Time HIGH or LOW
D
I
to CP
Hold Time HIGH or LOW
D
I
to CP
Set-up Time HIGH or LOW
EN
to CP
Hold Time HIGH or LOW
EN
to CP
Propagation Delay,
CLR
to Y
I
3.0
—
3.0
—
2.0
—
ns
t
H
1.5
—
1.5
—
1.0
—
ns
t
SU
3.0
—
3.0
—
3.0
—
ns
t
H
0
—
0
—
0
—
ns
t
PHL
1.5
8.0
1.5
8.5
1.5
5.0
ns
t
REM
Recovery Time
CLR
to CP
6.0
—
6.0
—
3.0
—
ns
t
W
Clock Pulse Width
HIGH or LOW
(3)
CLR
Pulse Width LOW
(3)
6.0
—
6.0
—
3.0
—
ns
t
W
t
PZH
t
PZL
6.0
1.5
—
7.0
6.0
1.5
—
8.0
3.0
1.5
—
4.8
ns
ns
Output Enable Time
OE
to Y
I
C
L
= 50pF
R
L
= 500
C
L
= 300pF
(4)
R
L
= 500
C
L
= 5pF
(4)
R
L
= 500
C
L
= 50pF
R
L
= 500
1.5
12.5
1.5
13.5
1.5
9.0
t
PHZ
t
PLZ
Output Disable Time
OE
to Y
I
1.5
6.0
1.5
6.0
1.5
4.0
ns
1.5
6.5
1.5
6.5
1.5
4.0
NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.
4. This condition is guaranteed but not tested.
2567 tbl 09
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT54FCT823BTL | Ceramic Chip Capacitors / Standard X7R; Capacitance [nom]: 0.47uF; Working Voltage (Vdc)[max]: 100V; Capacitance Tolerance: +/-20%; Dielectric: Multilayer Ceramic; Temperature Coefficient: X7R; Lead Style: Surface Mount Chip; Lead Dimensions: 1210; Termination: Tin Plated Nickel Barrier; Body Dimensions: 0.126" x 0.098"; Container: Bulk; Features: Unmarked |
| IDT54FCT823BTLB | HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS |
| IDT54FCT823BTP | HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS |
| IDT54FCT823BTPB | HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS |
| IDT54FCT823BTPY | HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT54FCT845ADB | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT54FCT861ADB | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT54FCT861BDB | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT557GI-05ALF | 制造商: 功能描述: 制造商:undefined 功能描述: |
| IDT557GI-06LF | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。