- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377219 > IDT54FCT825BL (Integrated Device Technology, Inc.) CAP 0.68UF 50V 10% X7R SMD-1210 TR-7-PL SN-NIBAR PDF資料下載
參數(shù)資料
| 型號： | IDT54FCT825BL |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | CAP 0.68UF 50V 10% X7R SMD-1210 TR-7-PL SN-NIBAR |
| 中文描述： | 高性能CMOS總線接口寄存器 |
| 文件頁數(shù)： | 3/8頁 |
| 文件大?。?/td> | 186K |
| 代理商： | IDT54FCT825BL |
IDT54/74FCT821/823/824/825A/B/C
HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS
MILITARY AND COMMERCIAL TEMPERATURE RANGES
7.19
3
PRODUCT SELECTOR GUIDE
2608 tbl 01
PIN DESCRIPTION
FUNCTION TABLE
(1)
IDT54/74FCT821/823/825
FUNCTION TABLE
(1)
IDT54/74FCT824
2608 tbl 10
Device
9-Bit
10-Bit
8-Bit
Non-inverting
54/74FCT821A/B/C 54/74FCT823A/B/C 54/74FCT825A/B/C
Inverting
54/74FCT824A/B/C
NOTE:
1. H = HIGH, L = LOW, X = Don’t Care, NC = No Change,
↑
= LOW-to-HIGH
Transition, Z = High Impedance
2608 tbl 02
NOTE:
1. H = HIGH, L = LOW, X = Don’t Care, NC = No Change,
↑
= LOW-to-
HIGH Transition, Z = High Impedance
2608 tbl 03
Name
D
I
CLR
I/O
I
I
Description
The D flip-flop data inputs.
For both inverting and non-inverting
registers, when the clear input is LOW
and
OE
is LOW, the Q
I
outputs are
LOW. When the clear input is HIGH,
data can be entered into the register.
Clock Pulse for the Register; enters
data into the register on the LOW-to-
HIGH transition.
The register three-state outputs.
Clock Enable. When the clock enable
is LOW, data on the D
transferred to the Q
I
output on the
LOW-to-HIGH clock transition. When
the clock enable is HIGH, the Q
I
outputs
do
not
regardless of the data or clock input
transitions.
Output Control. When the
OE
input is
HIGH, the Y
impedance state. When the
OE
input is
LOW, the TRUE register data is
present at the Y
I
outputs.
CP
I
Y
I ,
Y
I
O
I
EN
input is
change
state,
OE
I
outputs are in the high
Inputs
Internal/
Outputs
Q
I
L
H
L
L
NC
NC
L
H
L
H
OE
CLR
EN
D
I
L
H
X
X
X
X
L
H
L
H
CP
↑
↑
X
X
X
X
↑
↑
↑
↑
Y
I
Z
Z
Z
L
Z
NC
Z
Z
L
H
Function
High Z
H
H
H
L
H
L
H
H
L
L
H
H
L
L
H
H
H
H
H
H
L
L
X
X
H
H
L
L
L
L
Clear
Hold
Load
Inputs
Internal/
Outputs
Q
I
H
L
L
L
NC
NC
H
L
H
L
OE
CLR
EN
D
I
L
H
X
X
X
X
L
H
L
H
CP
↑
↑
X
X
X
X
↑
↑
↑
↑
Y
I
Z
Z
Z
L
Z
NC
Z
Z
H
L
Function
High Z
H
H
H
L
H
L
H
H
L
L
H
H
L
L
H
H
H
H
H
H
L
L
X
X
H
H
L
L
L
L
Clear
Hold
Load
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT54FCT825BP | HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS |
| IDT54FCT825BPB | HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS |
| IDT54FCT825BSO | HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS |
| IDT54FCT821CD | HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS |
| IDT54FCT821CDB | HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT54FCT845ADB | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT54FCT861ADB | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT54FCT861BDB | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT557GI-05ALF | 制造商: 功能描述: 制造商:undefined 功能描述: |
| IDT557GI-06LF | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。