- 您現在的位置：買賣IC網 > PDF目錄377238 > IDT54FCT88915TT133J (INTEGRATED DEVICE TECHNOLOGY INC) LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) PDF資料下載
參數資料
| 型號： | IDT54FCT88915TT133J |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) |
| 中文描述： | FCT SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 |
| 封裝： | 0.050 INCH PITCH, PLASTIC, LCC-28 |
| 文件頁數： | 6/11頁 |
| 文件大?。?/td> | 140K |
| 代理商： | IDT54FCT88915TT133J |
IDT54/74FCT88915TT 55/70/100/133
LOW SKEW PLL-BASED CMOS CLOCK DRIVER
MILITARY AND COMMERCIAL TEMPERATURE RANGES
9.7
6
NOTES:
7. These two specs ( t
RISE/FALL
and t
PULSE WIDTH
2Q output) guarantee that the FCT88915TT meets 68040 P-Clock input specification.
8. The wiring diagrams and written explanations of Figure 4 demonstrate the input and output frequency relationships for various possible feedback
configurations. The allowable SYNC input range to stay in the phase-locked condition is also indicated. There are two allowable SYNC frequency ranges,
depending on whether FREQ_SEL is HIGH or LOW. Also it is possible to feed back the Q5 output, thus creating a 180
°
phase shift between the SYNC
input and the Q outputs. The table below summarizes the allowable SYNC frequency range for each possible configuration.
9. The tPD spec describes how the phase offset between the SYNC input and the output connected to the FEEDBACK input, varies with process, temperature
and voltage. Measurements were made with a 10MHz SYNC input and Q/2 output as feedback. The phase measurements were made at 1.5V.
The Q/2 output was terminated at the FEEDBACK input with 100
to V
CC
and 100
to ground.
tPD measurements were made with the loop filter connection shown below:
LF
External Loop
Filter
0.1
μ
F
C1
Analog GND
3072 tbl 09
3072 drw 05
3072 drw 04
68040
P-Clock
Input
88915TT
2Q
Output
Rp
Zo (clock trace)
Rp = 1.5 Zo
FREQ_SEL
Level
HIGH
Feedback
Output
Q/2
Allowable SYNC Input
Frequency Range (MH
Z
)
10 to (2Q f
MAX
Spec)/4
Corresponding 2Q output
Frequency Range
40 to (2Q f
MAX
Spec)
Phase Relationship
of the Q Outputs
to Rising SYNC Edge
0
°
HIGH
Any Q (Q0-Q4)
20 to (2Q f
MAX
Spec)/2
40 to (2Q f
MAX
Spec)
0
°
HIGH
Q5
20 to (2Q f
MAX
Spec)/2
40 to (2Q f
MAX
Spec)
180
°
HIGH
2Q
40 to (2Q f
MAX
Spec)
40 to (2Q f
MAX
Spec)
0
°
LOW
Q/2
5 to (2Q f
MAX
Spec)/8
20 to (2Q f
MAX
Spec)/2
0
°
LOW
Any Q (Q0-Q4)
10 to (2Q f
MAX
Spec)/4
20 to (2Q f
MAX
Spec)/2
0
°
LOW
Q5
10 to (2Q f
MAX
Spec)/4
20 to (2Q f
MAX
Spec)/2
180
°
LOW
2Q
20 to (2Q f
MAX
Spec)/2
20 to (2Q f
MAX
Spec)/2
0
°
相關PDF資料 |
PDF描述 |
|---|---|
| IDT54FCT88915TT133JB | LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) |
| IDT54FCT88915TT133L | LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) |
| IDT54FCT88915TT133LB | LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) |
| IDT54FCT88915TT133PY | LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) |
| IDT54FCT88915TT133PYB | LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| IDT557GI-05ALF | 制造商: 功能描述: 制造商:undefined 功能描述: |
| IDT557GI-06LF | 制造商: 功能描述: 制造商:undefined 功能描述: |
| IDT5962-8855201XA | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT5991A-2J | 制造商:Integrated Device Technology Inc 功能描述:EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER, 32 Pin, Plastic, PLCC |
| IDT5991A-2JG | 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
發(fā)布緊急采購，3分鐘左右您將得到回復。