- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377239 > IDT54FCT88915TT55J (INTEGRATED DEVICE TECHNOLOGY INC) LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) PDF資料下載
參數(shù)資料
| 型號： | IDT54FCT88915TT55J |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) |
| 中文描述： | FCT SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 |
| 封裝： | 0.050 INCH PITCH, PLASTIC, LCC-28 |
| 文件頁數(shù)： | 5/11頁 |
| 文件大?。?/td> | 140K |
| 代理商： | IDT54FCT88915TT55J |
IDT54/74FCT88915TT 55/70/100/133
LOW SKEW PLL-BASED CLOCK DRIVER
MILITARY AND COMMERCIAL TEMPERATURE RANGES
9.7
5
Symbol
Parameter
Condition
(1)
Load = 50
to
V
CC
/2, C
L
= 20pF
Min
.
0.2
(2)
Max.
1.2
Unit
ns
t
RISE/FALL
All outputs
t
PULSE WIDTH (3)
All outputs
(3)
t
PD
SYNC-FEEDBACK
(3)
Rise/Fall Time
(between 0.8V and 2.0V)
Output Pulse Width
Q0-Q4, Q5, Q/2, 2Q @ 1.5V
0.5t
CYCLE
– 0.5
(5)
0.5t
CYCLE
+ 0.5
(5)
ns
SYNC input to FEEDBACK delay
(measured at SYNC0 or 1 and FEEDBACK
input pins)
Load = 50
to
V
CC
/2, C
L
= 20pF
0.1
μ
F from LF to
Analog GND
(9)
Load = 50
to
V
CC
/2, C
L
= 20pF
–0.5
+0.5
ns
t
SKEW
r
(rising)
(3,4)
Output to Output Skew
between outputs 2Q, Q0-Q4,
Q/2 (rising edges only)
Output to Output Skew
between outputs Q0-Q4 (falling edges only)
Output to Output Skew
2Q, Q/2, Q0-Q4 rising, Q5 falling
Time required to acquire
Phase-Lock from time
SYNC input signal is received
Output Enable Time
OE/RST (LOW-to-HIGH) to Q, 2Q, Q/2, Q
Output Disable Time
OE/RST (HIGH-to-LOW) to Q, 2Q, Q/2, Q
—
350
ps
t
SKEW
f
(falling)
(3,4)
t
SKEW
all
(3,4)
—
350
ps
—
500
ps
t
LOCK(6)
1
(2)
10
ms
t
PZH
t
PZL
t
PHZ
t
PLZ
GENERAL AC SPECIFICATION NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested.
3. These specifications are guaranteed but not production tested.
4. Under equally loaded conditions, as specified under test conditions, and at a fixed temperature and voltage.
5. t
CYCLE
= 1/frequency at which each output (Q, Q, Q/2 or 2Q) is expected to run.
6. With V
CC
fully powered-on and an output properly connected to the FEEDBACK pin. t
LOCK
Max. is with C1 = 0.1
μ
F, t
LOCK
Min. is with C1 = 0.01
μ
F.
(Where C1 is loop filter capacitor shown in Figure 1).
3
(2)
14
ns
3
(2)
14
ns
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
3072 tbl 08
相關PDF資料 |
PDF描述 |
|---|---|
| IDT54FCT88915TT55JB | LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) |
| IDT54FCT88915TT55L | LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) |
| IDT54FCT88915TT55LB | LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) |
| IDT54FCT88915TT55PY | LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) |
| IDT59910A | LOW SKEW PLL CLOCK DRIVER TURBOCLOCK JR. |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IDT557GI-05ALF | 制造商: 功能描述: 制造商:undefined 功能描述: |
| IDT557GI-06LF | 制造商: 功能描述: 制造商:undefined 功能描述: |
| IDT5962-8855201XA | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT5991A-2J | 制造商:Integrated Device Technology Inc 功能描述:EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER, 32 Pin, Plastic, PLCC |
| IDT5991A-2JG | 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
發(fā)布緊急采購，3分鐘左右您將得到回復。