- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377240 > IDT5V991A-7JG (INTEGRATED DEVICE TECHNOLOGY INC) Scan Test Devices With 18-Bit Inverting Bus Transceivers 56-SSOP -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT5V991A-7JG |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類(lèi)： | 時(shí)鐘及定時(shí) |
| 英文描述： | Scan Test Devices With 18-Bit Inverting Bus Transceivers 56-SSOP -40 to 85 |
| 中文描述： | 5V SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 |
| 封裝： | LEAD FREE, PLASTIC, LCC-32 |
| 文件頁(yè)數(shù)： | 5/8頁(yè) |
| 文件大?。?/td> | 78K |
| 代理商： | IDT5V991A-7JG |
5
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
IDT5V991A
3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
SWITCHING CHARACTERISTICS OV ER OPERATING RANGE
IDT5V991A-2
Typ.
IDT5V991A-5
Typ.
IDT5V991A-7
Min.
Symbol
F
NOM
t
RPWH
t
RPWL
t
U
t
SKEWPR
t
SKEW0
t
SKEW1
Parameter
VCO Frequency Range
REF Pulse Width HIGH
(11)
REF Pulse Width LOW
(11)
Programmable Skew Time Unit
Zero Output Matched-Pair Skew (xQ
0
, xQ
1
)
(1,2,3)
Zero Output Skew (All Outputs)
(1,4,5)
Output Skew
(Rise-Rise, Fall-Fall, Same Class Outputs)
(1,6)
Output Skew
(Rise-Fall, Nomnal-Inverted, Divided-Divided)
(1,6)
Output Skew
(Rise-Rise, Fall-Fall, Different Class Outputs)
(1,6)
Output Skew
(Rise-Fall, Nomnal-Divided, Divided-Inverted)
(1,2)
Device-to-Device Skew
(1,2,7)
REF Input to FB Propagation Delay
(1,9)
Output Duty Cycle Variation from50%
(1)
Output HIGH Time Deviation from50%
(1,10)
Output LOW Time Deviation from50%
(1,11)
Output Rise Time
(1)
Output Fall Time
(1)
PLL Lock Time
(1,8)
Cycle-to-Cycle Output Jitter
(1)
Min.
Max.
See PLL Programmable Skew Range and Resolution Table
—
3
—
—
3
—
See Control Summary Table
0.2
—
0.1
0.25
—
0.25
0.5
—
0.6
Min.
Max.
Typ.
Max.
Unit
3
3
—
—
—
—
3
3
—
—
—
—
ns
ns
—
—
—
0.05
0.1
0.25
0.25
0.5
0.7
—
—
—
0.1
0.3
0.6
0.25
0.75
1
ns
ns
ns
t
SKEW2
—
0.3
1.2
—
0.5
1.2
—
1
1.5
ns
t
SKEW3
—
0.25
0.5
—
0.5
0.7
—
0.7
1.2
ns
t
SKEW4
—
0.5
0.9
—
0.5
1
—
1.2
1.7
ns
t
DEV
t
PD
t
ODCV
t
PWH
t
PWL
t
ORISE
t
OFALL
t
LOCK
t
JR
—
—
0
0
—
—
1
1
—
—
—
0.75
0.25
1.2
2
1.5
1.2
1.2
0.5
25
200
—
—
0
0
—
—
1
1
—
—
—
1.25
0.5
1.2
2.5
3
1.5
1.5
0.5
25
200
—
—
0
0
—
—
1.5
1.5
—
—
—
1.65
0.7
1.2
3
3.5
2.5
2.5
0.5
25
200
ns
ns
ns
ns
ns
ns
ns
ms
ps
0.25
1.2
—
—
0.15
0.15
—
—
—
0.5
1.2
—
—
0.15
0.15
—
—
—
0.7
1.2
—
—
0.15
0.15
—
—
—
RMS
Peak-to-Peak
NOTES:
1. All timng and jitter tolerances apply for F
NOM
> 25MHz.
2. Skew is the time between the earliest and the latest output transition among all outputs for which the same t
U
delay has been selected when all are loaded with the specified
load.
3. t
SKEWPR
is the skew between a pair of outputs (xQ
0
and xQ
1
) when all eight outputs are selected for 0t
U
.
4. t
SKEW0
is the skew between outputs when they are selected for 0t
U
.
5. For IDT5V991A-2 t
SKEW0
is measured with C
L
= 0pF; for C
L
= 30pF, t
SKEW0
= 0.35ns Max.
6. There are 3 classes of outputs: Nomnal (multiple of t
U
delay), Inverted (4Q
0
and 4Q
1
only with 4F
0
= 4F
1
= HIGH), and Divided (3Qx and 4Qx only in Divide-by-2 or Divide-
by-4 mode).
7. t
DEV
is the output-to-output skew between any two devices operating under the same conditions (V
CC
, ambient temperature, air flow, etc.)
8. t
LOCK
is the time that is required before synchronization is achieved. This specification is valid only after V
CC
is stable and within normal operating limts. This parameter is
measured fromthe application of a new signal or frequency at REF or FB until t
PD
is within specified limts.
9. t
PD
is measured with REF input rise and fall times (from0.8V to 2V) of 1ns.
10. Measured at 2V.
11. Measured at 0.8V.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT5V993A | 3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK |
| IDT5V993-2Q | 3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK |
| IDT5V993-2QI | 3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK |
| IDT5V993-5Q | 3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK |
| IDT5V993-5QI | 3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT5V991A-7JGI | 功能描述:IC CLK DVR PLL 3.3V PROGR 32PLCC RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:時(shí)鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| IDT5V991A-7JGI8 | 功能描述:IC CLK DVR PLL 3.3V PROGR 32PLCC RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:時(shí)鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| IDT5V991A-7JI | 制造商:Integrated Device Technology Inc 功能描述:EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER, 32 Pin, Plastic, PLCC |
| IDT5V993A-2QG | 功能描述:IC CLK DVR PLL 3.3V PROGR 28QSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ 標(biāo)準(zhǔn)包裝:2,000 系列:- 類(lèi)型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:1GHz 除法器/乘法器:是/無(wú) 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
| IDT5V993A-2QG8 | 功能描述:IC CLK DVR PLL 3.3V PROGR 28QSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:時(shí)鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。