參數(shù)資料
型號(hào)： IDT5V993A-2QI
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： 時(shí)鐘及定時(shí)
英文描述： 5V SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28
封裝： QSOP-28
文件頁(yè)數(shù)： 5/8頁(yè)
文件大?。?/td> 76K
代理商： IDT5V993A-2QI
5
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
IDT5V993A
3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
IDT5V993A-2
IDT5V993A-5
IDT5V993A-7
Symbol
Parameter
Min.
Typ.
Max.
Min.
Typ.
Max.
Min.
Typ.
Max.
Unit
FNOM
VCO Frequency Range
See PLL Programmable Skew Range and Resolution Table
tRPWH
REF Pulse Width HIGH(11)
3—
—
3
—
3
—
ns
tRPWL
REF Pulse Width LOW(11)
3—
—
3
—
3
—
ns
tU
Programmable Skew Time Unit
See Control Summary Table
tSKEWPR
Zero Output Matched-Pair Skew (xQ0, xQ1)(1,2,3)
—
0.05
0.2
—
0.1
0.25
—
0.1
0.25
ns
tSKEW0
Zero Output Skew (All Outputs)(1,4)
—
0.1
0.25
—
0.25
0.5
—
0.3
0.75
ns
tSKEW1
Output Skew
—
0.25
0.5
—
0.6
0.7
—
0.6
1
ns
(Rise-Rise, Fall-Fall, Same Class Outputs)(1,6)
tSKEW2
Output Skew
—
0.3
1.2
—
0.5
1.2
—
1
1.5
ns
(Rise-Fall, Divided-Divided)(1,6)
tSKEW3
Output Skew
—
0.25
0.5
—
0.5
0.7
—
0.7
1.2
ns
(Rise-Rise, Fall-Fall, Different Class Outputs)(1,6)
tSKEW4
Output Skew
—
0.5
0.9
—
0.5
1
—
1.2
1.7
ns
(Rise-Fall, Nominal-Divided)(1,2)
tDEV
Device-to-Device Skew(1,2,7)
—
0.75
—
1.25
—
1.65
ns
tPD
REF Input to FB Propagation Delay(1,9)
0.25
0
0.25
0.5
0
0.5
0.7
0
0.7
ns
tODCV
Output Duty Cycle Variation from 50%(1)
1.2
0
1.2
1.2
0
1.2
1.2
0
1.2
ns
tPWH
Output HIGH Time Deviation from 50%(1,10)
—
2
—
2.5
—
3
ns
tPWL
Output LOW Time Deviation from 50%(1,11)
—
1.5
—
3
—
3.5
ns
tORISE
Output Rise Time(1)
0.15
1
1.2
0.15
1
1.8
0.15
1.5
2.5
ns
tOFALL
Output Fall Time(1)
0.15
1
1.2
0.15
1
1.8
0.15
1.5
2.5
ns
tLOCK
PLL Lock Time(1,8)
—
0.5
—
0.5
—
0.5
ms
tJR
Cycle-to-Cycle Output Jitter(1)
RMS
—
25
—
25
—
25
ps
Peak-to-Peak
—
200
—
200
—
200
NOTES:
1.
All timing and jitter tolerances apply for FNOM > 25MHz.
2.
Skew is the time between the earliest and the latest output transition among all outputs for which the same tU delay has been selected when all are loaded with the specified
load.
3.
tSKEWPR is the skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for 0tU.
4.
tSKEW0 is the skew between outputs when they are selected for 0tU.
5.
For IDT5V993A-2 tSKEW0 is measured with CL = 0pF; for CL = 20pF, tSKEW0 = 0.35ns Max.
6.
There are 2 classes of outputs: Nominal (multiple of tU delay), and Divided (3Qx only in Divide-by-2 or Divide-by-4 mode).
7.
tDEV is the output-to-output skew between any two devices operating under the same conditions (VCC, ambient temperature, air flow, etc.)
8.
tLOCK is the time that is required before synchronization is achieved. This specification is valid only after VCC is stable and within normal operating limits. This parameter is
measured from the application of a new signal or frequency at REF or FB until tPD is within specified limits.
9.
tPD is measured with REF input rise and fall times (from 0.8V to 2V) of 1ns.
10. Measured at 2V.
11. Measured at 0.8V.
INPUT TIMING REQUIREMENTS
Symbol
Description(1)
Min.
Max.
Unit
tR, tF
Maximum input rise and fall times, 0.8V to 2V
—
10
ns/V
tPWC
Input clock pulse, HIGH or LOW
3
—
ns
DH
Input duty cycle
10
90
%
REF
Reference Clock Input
3.75
85
MHz
NOTE:
1. Where pulse width implied by DH is less than tPWC limit, tPWC limit applies.
相關(guān)PDF資料
PDF描述
IDT5V994JGI 5V SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32
IDT5V994JI8 5V SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32
IDT7217L16J8 16-BIT, DSP-MULTIPLIER, PQCC68
IDT73201L20LB 16-BIT, DSP-PIPELINE REGISTER, CQCC52
IDT73201L15LB 16-BIT, DSP-PIPELINE REGISTER, CQCC52
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT5V993A-5QGI 功能描述:IC CLK DVR PLL 3.3V PROGR 28QSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:1GHz 除法器/乘法器:是/無(wú) 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
IDT5V993A-5QGI8 功能描述:IC CLK DVR PLL 3.3V PROGR 28QSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
IDT5V993A-5QI 制造商:Integrated Device Technology Inc 功能描述: 制造商:undefined 功能描述:
IDT5V993A-7QGI 功能描述:IC CLK DVR PLL 3.3V PROGR 28QSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
IDT5V993A-7QGI8 功能描述:IC CLK DVR PLL 3.3V PROGR 28QSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*