參數(shù)資料
型號(hào): IDT7006L15GB
廠商: Integrated Device Technology, Inc.
英文描述: Wide Input Voltage PWM/PFM Controller; Package: TSSOP; No of Pins: 16; Container: Rail
中文描述: 高速16K的× 8雙端口靜態(tài)RAM
文件頁(yè)數(shù): 10/20頁(yè)
文件大?。?/td> 263K
代理商: IDT7006L15GB
6.07
10
IDT7006S/L
HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM
MILITARY AND COMMERCIAL TEMPERATURE RANGES
TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/
W
CONTROLLED TIMING
(1,5,8)
TIMING WAVEFORM OF WRITE CYCLE NO. 2,
CE
CONTROLLED TIMING
(1,5)
NOTES:
1. R/
W
or
CE
must be High during all address transitions.
2. A write occurs during the overlap (t
EW
or t
WP
) of a Low
CE
and a Low R/
W
for memory array writing cycle.
3. t
WR
is measured from the earlier of
CE
or R/
W
(or
SEM
or R/
W
) going High to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the
CE
or
SEM
Low transition occurs simultaneously with or after the R/
W
Low transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last,
CE
or R/
W
.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured by +/- 500mV from steady state with the
Output Test Load (Figure 2)
8. If
OE
is Low during R/
W
controlled write cycle, the write pulse width must be the larger of t
WP
or (t
WZ
+ t
DW
) to allow the I/O drivers to turn off and data
to be placed on the bus for the required t
DW
. If
OE
is High during an R/
W
controlled write cycle, this requirement does not apply and the write pulse can
be as short as the specified t
WP
.
9. To access RAM,
CE
= V
IL and
SEM
= V
IH.
To access semaphore
CE
= V
IH
and
SEM
= V
IL.
t
EW
must be met for either condition.
2739 drw 10
t
WC
t
AS
t
WR
t
DW
t
DH
ADDRESS
DATA
IN
R/
W
t
AW
t
EW
(3)
(2)
(6)
(9)
CE
or
SEM
R/
W
t
WC
t
HZ
t
AW
t
WR
t
AS
t
WP
DATA
OUT
(2)
t
WZ
t
DW
t
DH
t
OW
ADDRESS
DATA
IN
CE
or
SEM
(6)
(4)
(4)
(3)
2739 drw 09
(7)
(7)
(9)
OE
相關(guān)PDF資料
PDF描述
IDT7006L15J Wide Input Voltage PWM/PFM Controller
IDT7006L15JB Wide Input Voltage PWM/PFM Controller; Package: TSSOP; No of Pins: 16; Container: Tape & Reel
IDT7006L15PF Wide Input Voltage PWM/PFM Controller
IDT7006L15PFB Wide Input Voltage PWM/PFM Controller; Package: QSOP; No of Pins: 16; Container: Rail
IDT7006L17F Wide Input Voltage PWM/PFM Controller; Package: QSOP; No of Pins: 16; Container: Tape & Reel
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT7006L15J 功能描述:IC SRAM 128KBIT 15NS 68PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 雙端口,同步 存儲(chǔ)容量:1.125M(32K x 36) 速度:5ns 接口:并聯(lián) 電源電壓:3.15 V ~ 3.45 V 工作溫度:-40°C ~ 85°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-CABGA(17x17) 包裝:帶卷 (TR) 其它名稱:70V3579S5BCI8
IDT7006L15J8 功能描述:IC SRAM 128KBIT 15NS 68PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:45 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 雙端口,異步 存儲(chǔ)容量:128K(8K x 16) 速度:15ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤 其它名稱:70V25S15PF
IDT7006L15JB 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM
IDT7006L15JG 制造商:INTEGRATED DEVICE TECHNOLOGY 功能描述:SRAM DUAL PORT 16K X 8 SMD PLCC68 制造商:Integrated Device Technology Inc 功能描述:SRAM DUAL PORT 16K X 8, SMD, PLCC68 制造商:INTEGRATED DEVICE TECHNOLOGY 功能描述:SRAM DUAL PORT 16K X 8, SMD, PLCC68; Memory Size:128Kbit; Memory Configuration:16K x 8bit; Supply Voltage Min:4.5V; Supply Voltage Max:5.5V; Memory Case Style:LCC; No. of Pins:68; Access Time:15ns; Operating Temperature Min:0C; ;RoHS Compliant: Yes
IDT7006L15PF 功能描述:IC SRAM 128KBIT 15NS 64TQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 雙端口,同步 存儲(chǔ)容量:1.125M(32K x 36) 速度:5ns 接口:并聯(lián) 電源電壓:3.15 V ~ 3.45 V 工作溫度:-40°C ~ 85°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-CABGA(17x17) 包裝:帶卷 (TR) 其它名稱:70V3579S5BCI8