![](http://datasheet.mmic.net.cn/330000/IDT7016L20JGI_datasheet_16404650/IDT7016L20JGI_16.png)
6.42
IDT7016S/L
High-Speed 16K x 9 Dual-Port Static RAM Military, Industrial and Commercial Temperature Ranges
Truth Table IV — Address
BUSY
Arbitration
Inputs
Outputs
APRIL 04, 2006
NOTES:
1. Pins
BUSY
L
and
BUSY
R
are both outputs when the part is configured as a master. Both are inputs when configured as a slave.
BUSY
X
outputs on the IDT7016 are
push-pull, not open drain outputs. On slaves the
BUSY
X
input internally inhibits writes.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address
and enable inputs of this port. If t
APS
is not met, either
BUSY
L
or
BUSY
R
= LOW will result.
BUSY
L
and
BUSY
R
outputs can not be LOW simultaneously.
3. Writes to the left port are internally ignored when
BUSY
L
outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored
when
BUSY
R
outputs are driving LOW regardless of actual logic level on the pin.
Truth Table V — Example of Semaphore Proc urement Sequenc e
(1,2,3)
Functions
D
0
- D
8
Left
D
0
- D
8
Right
NOTES:
1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7016.
2. There are eight semaphore flags written to via I/O
0
and read fromall I/O
s
(I/O
0
- I/O
8
). These eight semaphores are addressed by A
0
- A
2
.
e.
CE
= V
IH
,
SEM
= V
IL
to access the semaphores. Refer to the semaphore Read/Write Truth Table.
where a write is defined as the
CE
=
R/
W
=
V
IL
per Truth Table III. The
left port clears the interrupt by an address location 3FFE access when
CE
R
=
OE
R
=V
IL
, R/
W
is a "don't care". Likewise, the right port interrupt flag
(INT
R
) is asserted when the left port writes to memory location 3FFF and
to clear the interrupt flag (INT
R
), the right port must access memory
location 3FFF. The message (9 bits) at 3FFE or 3FFF is user-defined
since it is in an addressable SRAMlocation. If the interrupt function is not
used, address locations 3FFE and 3FFF are not used as mail boxes but
are still part of the randomaccess memory. Refer to Truth Table III for the
interrupt operation.
Functional Description
The IDT7016 provides two ports with separate control, address and
I/O pins that permt independent access for reads or writes to any location
in memory. The IDT7016 has an automatic power down feature controlled
by
CE
. The
CE
controls on-chip power down circuitry that permts the
respective port to go into a standby mode when not selected (
CE
HIGH).
When a port is enabled, access to the entire memory array is permtted.
Interrupts
If the user chooses the interrupt function, a memory location (mail box
or message center) is assigned to each port. The left port interrupt flag
(
INT
L
) is asserted when the right port writes to memory location 3FFE
Function
CE
L
CE
R
A
OL
-A
13L
A
OR
-A
13R
BUSY
L
(1)
BUSY
R
(1)
X
X
NO MATCH
H
H
Normal
H
X
MATCH
H
H
Normal
X
H
MATCH
H
H
Normal
L
L
MATCH
(2)
(2)
Write Inhibit
(3)
3190 tbl 17
Status
No Action
1
1
Semaphore free
Left Port Writes "0" to Semaphore
0
1
Left port has semaphore token
Right Port Writes "0" to Semaphore
0
1
No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore
1
0
Right port obtains semaphore token
Left Port Writes "0" to Semaphore
1
0
No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore
0
1
Left port obtains semaphore token
Left Port Writes "1" to Semaphore
1
1
Semaphore free
Right Port Writes "0" to Semaphore
1
0
Right port has semaphore token
Right Port Writes "1" to Semaphore
1
1
Semaphore free
Left Port Writes "0" to Semaphore
0
1
Left port has semaphore token
Left Port Writes "1" to Semaphore
1
1
Semaphore free
3190 tbl 18