- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377269 > IDT70261L20PFI (INTEGRATED DEVICE TECHNOLOGY INC) HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM WITH INTERRUPT PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT70261L20PFI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM WITH INTERRUPT |
| 中文描述： | 16K X 16 DUAL-PORT SRAM, 20 ns, PQFP100 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100 |
| 文件頁數(shù)： | 15/19頁 |
| 文件大?。?/td> | 171K |
| 代理商： | IDT70261L20PFI |
6.42
IDT70261S/L
High-Speed 16K x 16 Dual-Port Static RAM with Interrupt Industrial and Commercial Temperature Ranges
','-.+C
((
BUSY
-
NOTES:
1. Pins
BUSY
L
and
BUSY
R
are both outputs when the part is configured as a master. Both are inputs when configured as a slave.
BUSY
outputs on the IDT70261 are
push-pull, not open drain outputs. On slaves the
BUSY
input internally inhibits writes.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address
and enable inputs of this port. If t
APS
is not met, either
BUSY
L
or
BUSY
R
= LOW will result.
BUSY
L
and
BUSY
R
outputs can not be LOW simultaneously.
3. Writes to the left port are internally ignored when
BUSY
L
outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored
when
BUSY
R
outputs are driving LOW regardless of actual logic level on the pin.
','-+C%#)#,)D
!
NOTES:
1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70261.
2. There are eight semaphore flags written to via I/O
0
and read fromall I/O's (I/O
0
-I/O
15
). These eight semaphores are addressed by A
0
- A
2
.
3.
CE
= V
IH,
SEM
= V
IL
to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.
#
The IDT70261 provides two ports with separate control, address and
I/O pins that permt independent access for reads or writes to any location
in memory. The IDT70261 has an automatic power down feature
controlled by
CE
. The
CE
controls on-chip power down circuitry that
permts the respective port to go into a standby mode when not selected
(
CE
= V
IH
). When a port is enabled, access to the entire memory array
is permtted.
.#
If the user chooses the interrupt function, a memory location (mail box
or message center) is assigned to each port. The left port interrupt flag
(
INT
L
) is asserted when the right port writes to memory location 3FFE
(HEX), where a write is defined as
CE
R
= R/
W
R
= V
IL
per Truth Table
III. The left port clears the interrupt through access of address location
3FFE when
CE
L
=
OE
L
= V
IL
, R/
W
is a "don't care". Likewise, the right
port interrupt flag (
INT
R
) is asserted when the left port writes to memory
location 3FFF (HEX) and to clear the interrupt flag (
INT
R
), the right port
must read the memory location 3FFF. The message (16 bits) at 3FFE or
3FFF is user-defined since it is an addressable SRAMlocation. If the
interrupt function is not used, address locations 3FFE and 3FFF are not
used as mail boxes, but as part of the randomaccess memory. Refer to
Truth Table III for the interrupt operation.
Inputs
Outputs
Function
L
R
A
OL
-A
13L
A
OR
-A
13R
L
(1)
R
(1)
X
X
NO MATCH
H
H
Normal
H
X
MATCH
H
H
Normal
X
H
MATCH
H
H
Normal
L
L
MATCH
(2)
(2)
Write Inhibit
(3)
3039 tbl 17
Functions
D0 - D15 Left
D
0
- D
15
Right
Status
No Action
1
1
Semaphore free
Left Port Writes "0" to Semaphore
0
1
Left port has semaphore token
Right Port Writes "0" to Semaphore
0
1
No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore
1
0
Right port obtains semaphore token
Left Port Writes "0" to Semaphore
1
0
No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore
0
1
Left port obtains semaphore token
Left Port Writes "1" to Semaphore
1
1
Semaphore free
Right Port Writes "0" to Semaphore
1
0
Right port has semaphore token
Right Port Writes "1" to Semaphore
1
1
Semaphore free
Left Port Writes "0" to Semaphore
0
1
Left port has semaphore token
Left Port Writes "1" to Semaphore
1
1
Semaphore free
3039 tbl 18
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7027 | HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM |
| IDT7027L | HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM |
| IDT7027L20G | HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM |
| IDT7027L20GB | HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM |
| IDT7027L20GI | HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT70261L20PFI8 | 功能描述:IC SRAM 256KBIT 20NS 100TQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 雙端口，同步 存儲(chǔ)容量:1.125M（32K x 36） 速度:5ns 接口:并聯(lián) 電源電壓:3.15 V ~ 3.45 V 工作溫度:-40°C ~ 85°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-CABGA（17x17） 包裝:帶卷 (TR) 其它名稱:70V3579S5BCI8 |
| IDT70261L25PF | 功能描述:IC SRAM 256KBIT 25NS 100TQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 雙端口，同步 存儲(chǔ)容量:1.125M（32K x 36） 速度:5ns 接口:并聯(lián) 電源電壓:3.15 V ~ 3.45 V 工作溫度:-40°C ~ 85°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-CABGA（17x17） 包裝:帶卷 (TR) 其它名稱:70V3579S5BCI8 |
| IDT70261L25PF8 | 功能描述:IC SRAM 256KBIT 25NS 100TQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:45 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 雙端口，異步 存儲(chǔ)容量:128K（8K x 16） 速度:15ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:托盤 其它名稱:70V25S15PF |
| IDT70261L25PFI | 制造商:IDT 功能描述:SRAM Chip Async Dual 5V 256K-Bit 16K x 16 25ns 100-Pin TQFP Tray |
| IDT70261L35PF | 功能描述:IC SRAM 256KBIT 35NS 100TQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 雙端口，同步 存儲(chǔ)容量:1.125M（32K x 36） 速度:5ns 接口:并聯(lián) 電源電壓:3.15 V ~ 3.45 V 工作溫度:-40°C ~ 85°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-CABGA（17x17） 包裝:帶卷 (TR) 其它名稱:70V3579S5BCI8 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。