參數(shù)資料
型號: IDT70824S20PFB
廠商: Integrated Device Technology, Inc.
英文描述: HIGH-SPEED 4K X 16 SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM⑩)
中文描述: 高速4K的× 16順序訪問隨機存取存儲器(單存取RAM⑩)
文件頁數(shù): 7/21頁
文件大小: 205K
代理商: IDT70824S20PFB
6.42
IDT70824S/L
High-Speed 4K x 16 Sequential Access Random Access Memory Military and Commercial Temperature Ranges
)/)&"$%#
B9!
)/)&"###A
!
)/)&"$%A
C,BD9!
NOTES:
1. H = V
IH
, L = V
IL
, X = Don't Care, and HIGH-Z = High-impedance.
2.
RST
,
SCE
,
CNTEN
, SR/
W
,
SLD
,
SSTRT
1
,
SSTRT
2
, SCLK, SI/O
0
-SI/O
15
,
EOB
1
,
EOB
2
, and
SOE
are unrelated to the randomaccess port control and operation.
3. If
OE
= V
IL
during write, t
WHZ
must be added to the t
WP
or t
CW
write pulse width to allow the bus to float prior to being driven.
4. Byte operations to control register using
UB
and
LB
separately are also allowed.
NOTES:
1. H = V
IH
, L = V
IL
, X = Don't Care, and HIGH-Z = High-impedance. LOW = V
OL
.
2.
RST
,
SLD
,
SSTRT
1
,
SSTRT
2
are continuously HIGH during a sequential write access, other than pointer access operations.
3.
CE
,
OE
, R/
W
,
CMD
,
LB
,
UB
, and I/O
0
-I/O
15
are unrelated to the sequential port control and operation except for
CMD
which must not be used concurrently with the
sequential port operation (due to the counter and register control).
CMD
should be HIGH (
CMD
= V
IH
) during sequential port access.
4.
SOE
must be HIGH (
SOE
=V
IH
) prior to write conditions only if the previous cycle is a read cycle, since the data being written must be an input at the rising edge
of the clock during the cycle in which SR/
W
= V
IL
.
5. SI/O
IN
refers to SI/O
0
-SI/O
15
inputs.
6. "LAST" refers to the previous value still being output, no change.
7. Termnation of a write is done on the LOW-to-HIGH transition of SCLK if SR/
W
or
SCE
is HIGH.
8. When
CLKEN
=LOW, the address is incremented on the next rising edge before any operation takes place. See the diagrams called "Sequential Counter Enable Cycle
after Reset, Read (and write) Cycle".
Inputs/Outputs
MODE
CE
CMD
R/
W
OE
LB
UB
I/O
0
-I/O
7
I/O
8-
I/O
15
L
H
H
L
L
L
DATA
OUT
DATA
OUT
Read both Bytes.
L
H
H
L
L
H
DATA
OUT
High-Z
Read lower Byte only.
L
H
H
L
H
L
High-Z
DATA
OUT
Read upper Byte only.
L
H
L
H
(3)
L
L
DATA
IN
DATA
IN
Write to both Bytes.
L
H
L
H
(3)
L
H
DATA
IN
High-Z
Write to lower Byte only.
L
H
L
H
(3)
H
L
High-Z
DATA
IN
Write to upper Byte only.
H
H
X
X
X
X
High-Z
High-Z
Both Bytes deselected and powered down.
L
H
H
H
X
X
High-Z
High-Z
Outputs disabled but not powered down.
L
H
X
X
H
H
High-Z
High-Z
Both Bytes deselected but not powered down.
H
L
L
H
(3)
L
(4)
L
(4)
DATA
IN
DATA
IN
Write I/O
0
-I/O
11
to the Buffer Command Register
H
L
H
L
L
(4)
L
(4)
DATA
OUT
DATA
OUT
Read contents of the Buffer Command Register
via I/O
0
-I/O
12
.
3099 tbl 11
Inputs/Outputs
MODE
SCLK
SCE
CNTEN
SR/
W
EOB
1
EOB
2
SOE
SI/O
L
L
H
LOW
LAST
L
[
EOB
1
]
Counter Advanced Sequential Read with
EOB
1
reached.
L
H
H
LAST
LAST
L
[
EOB
1 - 1
]
Non-Counter Advanced Sequential Read, wthout
EOB
1
reached
L
L
H
LAST
LOW
L
[
EOB
2
]
Counter Advanced Sequential Read with
EOB
2
reched.
L
H
H
LAST
LAST
L
[
EOB
2 - 1
]
Non-Counter Advanced Sequential Read without
EOB
2
reached
L
L
H
LOW
LOW
H
High-Z
Counter Advanced Sequential Non-Read with
EOB
1
and
EOB
2
reached
3099 tbl 12
Inputs/Outputs
MODE
SCLK
SCE
CNTEN
SR/
W
EOB
1
EOB
2
SOE
SI/O
L
H
L
LAST
LAST
H
SI/O
IN
Non-Counter Advanced Sequential Write, wthout
EOB
1
or
EOB
2
reached.
L
L
L
LOW
LOW
H
SI/O
IN
Counter Advanced Sequential Write wth
EOB
1
and
EOB
2
reached.
H
H
X
LAST
LAST
X
High-Z
No Write or Read due to Sequential port Deselect. No counter advance.
H
L
X
NEXT
NEXT
X
High-Z
No Write or Read due to Sequential port Deselect. Counter does advance.
3099 tbl 13
相關(guān)PDF資料
PDF描述
IDT70824S25G HIGH-SPEED 4K X 16 SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM⑩)
IDT70824S25GB HIGH-SPEED 4K X 16 SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM⑩)
IDT70824S25PF HIGH-SPEED 4K X 16 SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM⑩)
IDT70824S25PFB HIGH-SPEED 4K X 16 SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM⑩)
IDT70824S35G HIGH-SPEED 4K X 16 SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM⑩)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT70824S25G 功能描述:IC SARAM 64KBIT 25NS 84PGA RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標準包裝:136 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步,DDR II 存儲容量:18M(1M x 18) 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA(13x15) 包裝:托盤 其它名稱:71P71804S200BQ
IDT70824S25PF 功能描述:IC SARAM 64KBIT 25NS 80TQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標準包裝:136 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步,DDR II 存儲容量:18M(1M x 18) 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA(13x15) 包裝:托盤 其它名稱:71P71804S200BQ
IDT70824S25PF8 功能描述:IC SARAM 64KBIT 25NS 80TQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標準包裝:136 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步,DDR II 存儲容量:18M(1M x 18) 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA(13x15) 包裝:托盤 其它名稱:71P71804S200BQ
IDT70824S35G 功能描述:IC SARAM 64KBIT 35NS 84PGA RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標準包裝:136 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步,DDR II 存儲容量:18M(1M x 18) 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA(13x15) 包裝:托盤 其它名稱:71P71804S200BQ
IDT70824S35PF 功能描述:IC SARAM 64KBIT 35NS 80TQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標準包裝:136 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步,DDR II 存儲容量:18M(1M x 18) 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA(13x15) 包裝:托盤 其它名稱:71P71804S200BQ