- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377293 > IDT71256S100LB (INTEGRATED DEVICE TECHNOLOGY INC) Dual-Channel Pulse-Width-Modulation (PWM) Control Circuit 16-TSSOP -20 to 85 PDF資料下載
參數(shù)資料
| 型號： | IDT71256S100LB |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | Dual-Channel Pulse-Width-Modulation (PWM) Control Circuit 16-TSSOP -20 to 85 |
| 中文描述： | 32K X 8 STANDARD SRAM, 100 ns, CQCC32 |
| 封裝： | LCC-32 |
| 文件頁數(shù)： | 7/9頁 |
| 文件大?。?/td> | 78K |
| 代理商： | IDT71256S100LB |
7.2
7
IDT71256S/L
CMOS STATIC RAM 256K (32K x 8-BIT)
MILITARY AND COMMERCIAL TEMPERATURE RANGES
TIMING WAVEFORM OF READ CYCLE NO. 1
(1)
TIMING WAVEFORM OF READ CYCLE NO. 3
(1, 3, 4)
TIMING WAVEFORM OF READ CYCLE NO. 2
(1, 2, 4)
NOTES:
1.
WE
is HIGH for Read cycle.
2. Device is continuously selected,
CS
is LOW.
3. Address valid prior to or coincident with
CS
transition LOW.
4.
OE
is LOW.
5. Transition is measured
±
200mV from steady state.
2946 drw 07
ADDRESS
CS
DATA
OUT
t
RC
t
AA
t
OH
t
ACS
(5)
t
CLZ
t
CHZ(5)
t
OE
t
OLZ
(5)
t
OHZ(5)
OE
2946 drw 08
ADDRESS
t
RC
t
AA
t
OH
t
OH
DATA
OUT
2946 drw 09
DATA
OUT
CS
t
ACS
(5)
t
CLZ
(5)
t
CHZ
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT71256S100P | Quad Pulse-Width-Modulation Control Circuit 48-LQFP -20 to 75 |
| IDT71256S100PB | Quad Pulse-Width-Modulation Control Circuit 48-LQFP -20 to 75 |
| IDT71256S100TD | Quad Pulse-Width-Modulation Control Circuit 48-LQFP -20 to 75 |
| IDT71256S100TDB | CMOS STATIC RAM 256K (32K x 8-BIT) |
| IDT71256S100Y | PWM Control Circuit 64-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT71256S100TDB | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 256KBIT 100NS 28CDIP |
| IDT71256S20Y | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT71256S25DB | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 256KBIT 25NS 28CDIP |
| IDT71256S25PE | 制造商:Integrated Device Technology Inc 功能描述:Static RAM, 32Kx8, 28 Pin, Plastic, SOP |
| IDT71256S25TDB | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 256KBIT 25NS 28CDIP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。