- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377306 > IDT7132SA100F (INTEGRATED DEVICE TECHNOLOGY INC) HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT7132SA100F |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM |
| 中文描述： | 2K X 8 DUAL-PORT SRAM, 100 ns, CQFP48 |
| 封裝： | 0.750 X 0.750 INCH, 0.110 INCH HEIGHT, CERAMIC, FP-48 |
| 文件頁數(shù)： | 8/11頁 |
| 文件大?。?/td> | 175K |
| 代理商： | IDT7132SA100F |
IDT7132SA/LA AND IDT7142SA/LA
HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM
MILITARY AND COMMERCIAL TEMPERATURE RANGES
6.02
8
AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE
(7)
8
M824S258M824S30
7132158M824S4
7132X100
7142X100
7132X20
(1)
7132X25
(8)
7142X25
(8)
Min. Max.
7132X35
7142X35
Min. Max.
7132X55
7142X55
Min. Max. Min. Max.
Symbol
Busy Timing (For Master lDT7130 Only)
t
BAA
BUSY
Access Time from Address
t
BDA
BUSY
Disable Time from Address
t
BAC
BUSY
Access Time from Chip Enable
t
BDC
BUSY
Disable Time from Chip Enable
t
WDD
Write Pulse to Data Delay
(2)
t
WH
Write Hold After
BUSY
(6)
t
DDD
Write Data Valid to Read Data Delay
(2)
t
APS
Arbitration Priority Set-up Time
(3)
t
BDD
BUSY
Disable to Valid Data
(4)
Busy Timing (For Slave IDT7140 Only)
e
t
WB
Write to
BUSY
Input
(5)
t
WH
Write Hold After
BUSY
(6)
t
WDD
Write Pulse to Data Delay
(2)
t
DDD
Write Data Valid to Read Data Delay
(2)
NOTES:
1. Com'l Only, 0
°
C to +70
°
C temperature range. PLCC package only.
2. Port-to-port delay through RAM cells from the writing port to the reading port, refer to “Timing Waveform of Write with Port -to-Port Read and
BUSY
."
3. To ensure that the earlier of the two ports wins.
4. t
BDD
is a calculated parameter and is the greater of 0, t
WDD
– t
WP
(actual), or t
DDD
– t
DW
(actual).
5. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A'..
6. To ensure that a write cycle is completed on port 'B' after contention on port 'A'.
7. “X” in part numbers indicates power rating (S or L).
8. Not available in DIP package
TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND
Parameter
Min. Max.
Unit
—
—
—
—
—
12
—
5
—
5
0
12
—
—
20
20
20
20
50
—
35
—
25
—
—
—
40
30
—
—
—
—
—
15
—
5
—
5
0
15
—
—
20
20
20
20
50
—
35
—
35
—
—
—
50
35
—
—
—
—
—
20
—
5
—
5
0
20
—
—
20
20
20
20
60
—
35
—
35
—
—
—
60
35
—
—
—
—
—
20
—
5
—
5
0
20
—
—
30
30
30
30
80
—
55
—
50
—
—
—
80
55
—
—
—
—
—
20
—
5
—
5
0
20
—
—
50
50
50
50
120
—
100
—
65
ns
ns
ns
ns
ns
ns
ns
ns
ns
—
—
120
100
ns
ns
ns
ns
2689 tbl 11
t
WC
t
WP
t
DW
t
DH
t
BDD
t
DDD
t
BDA
t
WDD
ADDR
’B’
DATA
OUT’B’
DATA
IN’A’
ADDR
’A’
MATCH
VALID
MATCH
VALID
R/
W
’A’
BUSY
’B’
t
APS
2692 drw 11
(1)
NOTES:
1. To ensure that the earlier of the two ports wins.
t
APS
is ignored for Slave (IDT7142).
2.
CE
L
=
CE
R
= V
IL.
3.
OE
= V
IL
for the reading port.
4. All timing is the same for the left and right ports. Port 'A' may be either the left or right
port. Port 'B' is opposite from port 'A'.
BUSY
(1,2,3)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7132SA100FB | HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM |
| IDT7132SA100J | HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM |
| IDT7132SA100JB | HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM |
| IDT7132SA100L48 | HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM |
| IDT7132SA100L48B | HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT7132SA100J | 功能描述:IC SRAM 16KBIT 100NS 52PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:MoBL® 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 異步 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:45ns 接口:并聯(lián) 電源電壓:2.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFBGA 供應(yīng)商設(shè)備封裝:48-VFBGA（6x8） 包裝:帶卷 (TR) |
| IDT7132SA100J8 | 功能描述:IC SRAM 16KBIT 100NS 52PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:MoBL® 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 異步 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:45ns 接口:并聯(lián) 電源電壓:2.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFBGA 供應(yīng)商設(shè)備封裝:48-VFBGA（6x8） 包裝:帶卷 (TR) |
| IDT7132SA100L48B | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 16KBIT 100NS 48LCC |
| IDT7132SA100P | 功能描述:IC SRAM 16KBIT 100NS 48DIP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:MoBL® 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 異步 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:45ns 接口:并聯(lián) 電源電壓:2.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFBGA 供應(yīng)商設(shè)備封裝:48-VFBGA（6x8） 包裝:帶卷 (TR) |
| IDT7132SA120CB | 制造商:Integrated Device Technology Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。