- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377306 > IDT7132SA55CB (INTEGRATED DEVICE TECHNOLOGY INC) HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT7132SA55CB |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM |
| 中文描述： | 2K X 8 DUAL-PORT SRAM, 55 ns, CDIP48 |
| 封裝： | 0.620 X 2.430 INCH, 0.150 INCH HEIGHT, SIDE BRAZED, DIP-48 |
| 文件頁(yè)數(shù)： | 11/11頁(yè) |
| 文件大?。?/td> | 175K |
| 代理商： | IDT7132SA55CB |
6.02
11
IDT7132SA/LA AND IDT7142SA/LA
HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM
MILITARY AND COMMERCIAL TEMPERATURE RANGES
WIDTH EXPANSION WITH BUSY LOGIC
MASTER/SLAVE ARRAYS
When expanding an RAM array in width while using busy
logic, one master part is used to decide which side of the RAM
array will receive a busy indication, and to output that indica-
tion. Any number of slaves to be addressed in the same
address range as the master, use the busy signal as a write
inhibit signal. Thus on the IDT7130/IDT7140 RAM the busy
pin is an output if the part is used as a master (M/
S
pin = V
IH
),
and the busy pin is an input if the part used as a slave (M/
S
pin
= V
IL
) as shown in Figure 4.
Figure 4. Busy and chip enable routing for both width and depth
expansion with IDT7132 (Master) and IDT7142 (Slave) RAMs.
+5V
R/
W
BUSY
R/
W
BUSY
IDT7132
+5V
R/
W
BUSY
R/
W
BUSY
R/
W
BUSY
R/
W
BUSY
(1)
LEFT
RIGHT
2692 drw 15
ISLAVE
270
270
If two or more master parts were used when expanding in
width, a split decision could result with one master indicating
busy on one side of the array and another master indicating
busy on one other side of the array. This would inhibit the write
operations from one port for part of a word and inhibit the write
operations from the other port for the other part of the word.
The busy arbitration, on a master, is based on the chip enable
and address signals only. It ignores whether an access is a
read or write. In a master/slave array, both address and chip
enable must be valid long enough for a busy flag to be output
from the master before the actual write pulse can be initiated
with either the R/
W
signal or the byte enables. Failure to
observe this timing can result in a glitched internal write inhibit
signal and corrupted data in the slave.
48-pin Plastic DIP (P48-1)
48-pin Sidebraze DIP (C48-2)
52-pin PLCC (J52-1)
48-pin LCC (L48-1)
48-pin Ceramic Flatpack (F48-1)
XXXX
IDT
Device Type
A
999
Speed
A
A
Power
Package
Process/
Temperature
Range
7132
7142
Speed in nanoseconds
16K (2K x 8-Bit) MASTER Dual-Port RAM
16K (2K x 8-Bit) SLAVE Dual-Port RAM
Commercial PLCC Only
2692 drw 16
Blank
B
P
C
J
L48
F
20
25
35
55
100
LA
SA
Commercial (0
°
C to +70
°
C)
Military (–55
°
C to +125
°
C)
Compliant to MIL-STD-883, Class B
Low Power
Standard Power
ORDERING INFORMATION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7132SA55F | HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM |
| IDT7132SA55FB | HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM |
| IDT7132SA55J | HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM |
| IDT7132SA55L48 | HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM |
| IDT7132SA55L48B | HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT7132SA55J | 功能描述:IC SRAM 16KBIT 55NS 52PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:MoBL® 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 異步 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:45ns 接口:并聯(lián) 電源電壓:2.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFBGA 供應(yīng)商設(shè)備封裝:48-VFBGA（6x8） 包裝:帶卷 (TR) |
| IDT7132SA55J8 | 功能描述:IC SRAM 16KBIT 55NS 52PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:MoBL® 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 異步 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:45ns 接口:并聯(lián) 電源電壓:2.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFBGA 供應(yīng)商設(shè)備封裝:48-VFBGA（6x8） 包裝:帶卷 (TR) |
| IDT7132SA55JI | 功能描述:IC SRAM 16KBIT 55NS 52PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:32K (4K x 8) 速度:100kHz，400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) 其它名稱:CAV24C32WE-GT3OSTR |
| IDT7132SA55L48B | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 16KBIT 55NS 48LCC |
| IDT7132SA55P | 功能描述:IC SRAM 16KBIT 55NS 48DIP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:MoBL® 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 異步 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:45ns 接口:并聯(lián) 電源電壓:2.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFBGA 供應(yīng)商設(shè)備封裝:48-VFBGA（6x8） 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。