- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377310 > IDT7143LA25G (INTEGRATED DEVICE TECHNOLOGY INC) HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS PDF資料下載
參數(shù)資料
| 型號： | IDT7143LA25G |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS |
| 中文描述： | 2K X 16 DUAL-PORT SRAM, 25 ns, CPGA68 |
| 封裝： | CERAMIC, PGA-68 |
| 文件頁數(shù)： | 11/16頁 |
| 文件大?。?/td> | 140K |
| 代理商： | IDT7143LA25G |
6.42
IDT7133SA/LA, IDT7143SA/LA
High-Speed 2K x 16 Dual-Port RAM Military, Industrial and Commercial Temperature Ranges
NOTES:
1.
2. A write occurs during the overlap (t
EW
or t
WP
) of a
CE
= V
IL
and a R/
W
= V
IL
.
3.
t
WR
is measured fromthe earlier of
CE
or R/
W
going HIGH to the end of the write cycle.
4.
During this period, the I/O pins are in the output state, and input signals must not be applied.
5.
If the
CE
LOW transition occurs simultaneously with or after the R/
W
LOW transition, the outputs remain in the High-impedance state.
6.
Timng depends on which enable signal (
CE
or R/
W
) is asserted last.
7.
Timng depends on which enable signal is de-asserted first,
CE
or
OE
.
8. If
OE
is LOW during a R/
W
controlled write cycle, the write pulse width must be the larger of t
WP
or (t
WZ
+ t
DW
) to allow the I/O drivers to turn off and data to be placed
on the bus for the required t
DW
. If
OE
is HIGH during an R/
W
controlled write cycle, this requirement does not apply and the write pulse can be as short as the
specified t
WP
.
9. R/
W
for either upper or lower byte.
R/
W
or
CE
must be HIGH during all address transitions.
82#
CE
-$!
(!
$8582#,=
W
-$!
(>!
CE
2746 drw 09
t
AW
t
AS
t
WR
t
DW
DATA
IN
ADDRESS
t
WC
R/
W
t
WP
t
DH
DATA
OUT
t
WZ
(7)
(4)
(2)
t
OW
OE
(9)
t
LZ
(7)
t
HZ
(6)
(3)
(4)
(7)
t
HZ
CE
2746 drw 10
t
AW
t
AS
t
WR
t
DW
DATA
IN
ADDRESS
t
WC
R/
W
t
EW
t
DH
(9)
(6)
(2)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7143LA25J | HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS |
| IDT7143LA25PF | HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS |
| IDT7143LA25PFB | HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS |
| IDT7143LA25PFI | HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS |
| IDT7143LA35F | HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT7143LA25J | 功能描述:IC SRAM 32KBIT 25NS 68PLCC RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:72 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步 存儲容量:9M（256K x 36） 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:托盤 其它名稱:71V67703S75PFGI |
| IDT7143LA25J8 | 功能描述:IC SRAM 32KBIT 25NS 68PLCC RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:72 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步 存儲容量:9M（256K x 36） 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:托盤 其它名稱:71V67703S75PFGI |
| IDT7143LA25JGI | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT7143LA25JI | 功能描述:IC SRAM 32KBIT 25NS 68PLCC RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:45 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 雙端口，異步 存儲容量:128K（8K x 16） 速度:15ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:托盤 其它名稱:70V25S15PF |
| IDT7143LA25JI8 | 功能描述:IC SRAM 32KBIT 25NS 68PLCC RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:72 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步 存儲容量:9M（256K x 36） 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:托盤 其它名稱:71V67703S75PFGI |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。