參數(shù)資料
型號: IDT7143LA70FB
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: DRAM
英文描述: HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS
中文描述: 2K X 16 DUAL-PORT SRAM, 70 ns, CQFP68
封裝: FP-68
文件頁數(shù): 9/16頁
文件大小: 140K
代理商: IDT7143LA70FB
6.42
IDT7133SA/LA, IDT7143SA/LA
High-Speed 2K x 16 Dual-Port RAM Military, Industrial and Commercial Temperature Ranges
%*.5*
.$-123
(!
NOTES:
1. Transition is measured 0mV fromLow or High-impedance voltage fromthe Output Test Load (Figure 2).
2.
This parameter is guaranteed by device characterization but not production tested.
3.
For MASTER/SLAVE combination, t
WC
= t
BAA
+ t
WR
+ t
WP
, since R/
W
= V
IL
must occur after t
BAA.
4.
The specification for t
DH
must be met by the device supplying write data to the RAMunder all operation conditions. Although t
DH
and t
OW
values will very over voltage and
temperature, the actual t
DH
will always be smaller than the actual t
OW
.
5.
'X' in part number indicates power rating (SA or LA).
Symbol
Parameter
7133X20
7143X20
Com'l Only
7133X25
7143X25
Com'l, Ind
& Mlitary
7133X35
7143X35
Com'l, Ind
& Mlitary
Unit
Mn.
Max.
Mn.
Max.
Mn.
Max.
WRITE CYCLE
t
WC
Write Cycle Time
(3)
20
____
25
____
35
____
ns
t
EW
Chip Enable to End-of-Write
15
____
20
____
25
____
ns
t
AW
Address Valid to End-of-Write
15
____
20
____
25
____
ns
t
AS
Address Set-up Time
0
____
0
____
0
____
ns
t
WP
Write Pulse Width
15
____
20
____
25
____
ns
t
WR
Write Recovery Time
0
____
0
____
0
____
ns
t
DW
Data Valid to End-of-Write
15
____
15
____
20
____
ns
t
HZ
Output High-Z Time
(1,2)
____
12
____
15
____
20
ns
t
DH
Data Hold Time
(4)
0
____
0
____
0
____
ns
t
WZ
Write Enable to Output in High-Z
(1,2)
____
12
____
15
____
20
ns
t
OW
Output Active fromEnd-of-Write
(1,2,4)
0
____
0
____
0
____
ns
2746 tbl 11a
Symbol
Parameter
7133X45
7143X45
Com'l &
Mlitary
7133X55
7143X55
Com'l, Ind
& Mlitary
7133X70/90
7143X70/90
Com'l &
Mlitary
Unit
Mn.
Max.
Mn.
Max.
Mn.
Max.
WRITE CYCLE
t
WC
Write Cycle Time
(3)
45
____
55
____
70/90
____
ns
t
EW
Chip Enable to End-of-Write
30
____
40
____
50/50
____
ns
t
AW
Address Valid to End-of-Write
30
____
40
____
50/50
____
ns
t
AS
Address Set-up Time
0
____
0
____
0/0
____
ns
t
WP
Write Pulse Width
30
____
40
____
50/50
____
ns
t
WR
Write Recovery Time
0
____
0
____
0/0
____
ns
t
DW
Data Valid to End-of-Write
20
____
25
____
30/30
____
ns
t
HZ
Output High-Z Time
(1,2)
____
20
____
20
____
25/25
ns
t
DH
Data Hold Time
(4)
5
____
5
____
5/5
____
ns
t
WZ
Write Enable to Output in High-Z
(1,2)
____
20
____
20
____
25/25
ns
t
OW
Output Active fromEnd-of-Write
(1,2,4)
5
____
5
____
5/5
____
ns
2746 tbl 11b
相關(guān)PDF資料
PDF描述
IDT7143LA70FI HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS
IDT7143LA70G HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS
IDT7143LA70GB HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS
IDT7143SA20JB HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS
IDT7143SA20JI 30V N-Channel PowerTrench MOSFET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT7143LA70GB 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 32KBIT 70NS 68PGA
IDT7143LA90GB 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 32KBIT 90NS 68PGA
IDT7143LA90J 功能描述:IC SRAM 32KBIT 90NS 68PLCC RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:72 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步 存儲容量:9M(256K x 36) 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤 其它名稱:71V67703S75PFGI
IDT7143LA90J8 功能描述:IC SRAM 32KBIT 90NS 68PLCC RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:72 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步 存儲容量:9M(256K x 36) 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤 其它名稱:71V67703S75PFGI
IDT7143SA20G 功能描述:IC SRAM 32KBIT 20NS 68PGA RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:1.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR)