參數(shù)資料
型號(hào): IDT71V416S10BEG
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: DRAM
英文描述: 3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)
中文描述: 256K X 16 STANDARD SRAM, 10 ns, PBGA48
封裝: 9 X 9 MM, BGA-48
文件頁數(shù): 5/9頁
文件大?。?/td> 90K
代理商: IDT71V416S10BEG
6.42
IDT71V416S, IDT71V416L, 3.3V CMOS Static RAM
4 Meg (256K x 16-Bit) Commercial and Industrial Temperature Ranges
5
71V416S/L10
(2)
71V416S/L12
71V416S/L15
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
READ CYCLE
t
RC
Read Cycle Time
10
____
12
____
15
____
ns
t
AA
Address Access Time
____
10
____
12
____
15
ns
t
ACS
Chip Select Access Time
____
10
____
12
____
15
ns
t
CLZ
(1)
Chip Select Low to Output in Low-Z
4
____
4
____
4
____
ns
t
CHZ
(1)
Chip Select High to Output in High-Z
____
5
____
6
____
7
ns
t
OE
Output Enable Low to Output Valid
____
5
____
6
____
7
ns
t
OLZ
(1)
Output Enable Low to Output in Low-Z
0
____
0
____
0
____
ns
t
OHZ
(1)
Output Enable High to Output in High-Z
____
5
____
6
____
7
ns
t
OH
Output Hold fromAddress Change
4
____
4
____
4
____
ns
t
BE
Byte Enable Lowto Output Valid
____
5
____
6
____
7
ns
t
BLZ
(1)
Byte Enable Low to Output in Low-Z
0
____
0
____
0
____
ns
t
BHZ
(1)
Byte Enable High to Output in High-Z
____
5
____
6
____
7
ns
WRITE CYCLE
t
WC
Write Cycle Time
10
____
12
____
15
____
ns
t
AW
Address Valid to End of Write
8
____
8
____
10
____
ns
t
CW
Chip Select Lowto End of Write
8
____
8
____
10
____
ns
t
BW
Byte Enable Lowto End of Write
8
____
8
____
10
____
ns
t
AS
Address Set-up Time
0
____
0
____
0
____
ns
t
WR
Address Hold fromEnd of Write
0
____
0
____
0
____
ns
t
WP
Write Pulse Width
8
____
8
____
10
____
ns
t
DW
Data Valid to End of Write
5
____
6
____
7
____
ns
t
DH
Data Hold Time
0
____
0
____
0
____
ns
t
OW
(1)
Write Enable High to Output in Low-Z
3
____
3
____
3
____
ns
t
WHZ
(1)
Write Enable Low to Output in High-Z
____
6
____
7
____
7
ns
3624 tbl 10
T iming Waveform of Read Cycle No. 1
(1,2,3)
AC Elec tric al Charac teristic s
(V
DD
= Mn. to Max., Commercial and Industrial Temperature Ranges)
NOTE:
1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.
2. Low power 10ns (L10) speed 0oC to +70oC temperature range only.
DATA
OUT
ADDRESS
3624 drw 06
t
RC
t
AA
t
OH
DATA
OUT
VALID
PREVIOUS DATA
OUT
VALID
t
OH
NOTES:
1.
WE
is HIGH for Read Cycle.
2. Device is continuously selected,
CS
is LOW.
3.
OE
,
BHE
, and
BLE
are LOW.
相關(guān)PDF資料
PDF描述
IDT71V416S10BEGI 3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)
IDT71V416S10PHG 3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)
IDT71V416S10PHGI 3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)
IDT71V416L 3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)
IDT71V416L10BEG 3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT71V416S10BEG8 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 4MBIT 10NS 48CABGA
IDT71V416S10BEI 功能描述:IC SRAM 4MBIT 10NS 48FBGA RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:576 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:閃存 - NAND 存儲(chǔ)容量:512M(64M x 8) 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 其它名稱:497-5040
IDT71V416S10BEI8 功能描述:IC SRAM 4MBIT 10NS 48FBGA RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:576 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:閃存 - NAND 存儲(chǔ)容量:512M(64M x 8) 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 其它名稱:497-5040
IDT71V416S10PH 功能描述:IC SRAM 4MBIT 10NS 44TSOP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:576 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:閃存 - NAND 存儲(chǔ)容量:512M(64M x 8) 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 其它名稱:497-5040
IDT71V416S10PH8 功能描述:IC SRAM 4MBIT 10NS 44TSOP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:576 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:閃存 - NAND 存儲(chǔ)容量:512M(64M x 8) 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 其它名稱:497-5040