- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377359 > IDT7201LA50XEB (INTEGRATED DEVICE TECHNOLOGY INC) CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9, 1K x 9 PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT7201LA50XEB |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9, 1K x 9 |
| 中文描述： | 512 X 9 OTHER FIFO, 50 ns, CDFP28 |
| 封裝： | CERPACK-28 |
| 文件頁數(shù)： | 7/14頁 |
| 文件大小： | 152K |
| 代理商： | IDT7201LA50XEB |
5.03
7
IDT7200/7201A/7202A CMOS ASYNCHRONOUS FIFO
256 x 9, 512 x 9 and 1K x 9
MILITARY AND COMMERCIAL TEMPERATURE RANGES
EMPTY FLAG (
The Empty Flag (
EF
) will go low, inhibiting further read
operations, when the read pointer is equal to the write pointer,
indicating that the device is empty.
EF
)
EXPANSION OUT/HALF-FULL FLAG (
XO
This is a dual-purpose output. In the single device mode,
when Expansion In (
XI
) is grounded, this output acts as an
indication of a half-full memory.
After half of the memory is filled and at the falling edge of
the next write operation, the Half-Full Flag (
HF
) will be set low
and will remain set until the difference between the write
/
HF
)
pointer and read pointer is less than or equal to one half of the
total memory of the device. The Half-Full Flag (
HF
) is then
reset by using rising edge of the read operation.
In the Depth Expansion Mode, Expansion In (
XI
) is con-
nected to Expansion Out (
XO
) of the previous device. This
output acts as a signal to the next device in the Daisy Chain
by providing a pulse to the next device when the previous
device reaches the last location of memory.
DATA OUTPUTS (Q
0
– Q
8
)
Data outputs for 9-bit wide data. This data is in a high
impedance condition whenever Read (
R
) is in a high state.
Figure 2. Reset
NOTES:
1.
EF
,
FF
,
HF
may change status during Reset, but flags will be valid at t
RSC
.
2.
W
and
R
= V
IH
around the rising edge of
RS
.
Figure 3. Asynchronous Write and Read Operation
HFH
t
RSC
t
RS
t
RSS
t
RSS
t
EFL
, t
FFH
t
RS
W
R
EF
HF, FF
t
RSR
2679 drw 04
t
A
R
t
RC
DATA OUT VALID
DATA OUT VALID
t
RPW
t
RLZ
t
DV
t
A
t
RHZ
t
RR
t
WC
t
WR
t
WPW
DATA IN VALID
DATA IN VALID
t
DS
t
DH
Q
0
– Q
8
2679 drw 05
W
D
0
– D
8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7200LA80XEB | ISDN S Interface Hybrid |
| IDT7201LA80XEB | CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9, 1K x 9 |
| IDT7200LA120XEB | S-Interface DIP, RoHS compliant |
| IDT7201LA120XEB | CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9, 1K x 9 |
| IDT7200LA12SOB | CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9, 1K x 9 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT7201LA80DB | 制造商:Integrated Device Technology Inc 功能描述:IC MEM FIFO 512X9 ASYNC 28CDIP 制造商:Integrated Device Technology Inc 功能描述:FIFO, 512 x 9, Asynchronous, 28 Pin, Ceramic, DIP |
| IDT7201LA80J | 制造商:Integrated Device Technology Inc 功能描述:FIFO, 512 x 9, Asynchronous, 32 Pin, Plastic, PLCC |
| IDT7201LA80TDB | 制造商:Integrated Device Technology Inc 功能描述: 制造商:Integrated Device Technology Inc 功能描述:IC MEM FIFO 512X9 ASYNC 28CDIP 制造商:Integrated Device Technology Inc 功能描述:FIFO, 512 x 9, Asynchronous, 28 Pin, Ceramic, DIP |
| IDT7201S120CB | 制造商:Integrated Device Technology Inc 功能描述:FIFO, 512 x 9, Asynchronous, 28 Pin, Ceramic, DIP |
| IDT7201S120D | 制造商:Integrated Device Technology Inc 功能描述:FIFO, 512 x 9, Asynchronous, 28 Pin, Ceramic, DIP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。