參數(shù)資料
型號(hào): IDT7203L80TD
廠商: Integrated Device Technology, Inc.
英文描述: CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
中文描述: 異步FIFO的CMOS 2048 × 9,4096 × 9,8192 × 9和16384 × 9
文件頁(yè)數(shù): 7/14頁(yè)
文件大小: 147K
代理商: IDT7203L80TD
5.04
7
IDT7203/7204/7205/7206 CMOS ASYNCHRONOUS FIFO
2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
MILITARY AND COMMERCIAL TEMPERATURE RANGES
Outputs:
FULL FLAG (
FF
further write operations, when the device is full. If the read
pointer is not moved after Reset (
RS
), the Full Flag (
FF
) will go
LOW after 2048/4096/8192/16384 writes.
)
— The Full Flag (
FF
) will go LOW, inhibiting
EMPTY FLAG (
EF
inhibiting further read operations, when the read pointer is equal
to the write pointer, indicating that the device is empty.
)
— The Empty Flag (
EF
) will go LOW,
EXPANSION OUT/HALF-FULL FLAG (
XO
dual-purpose output. In the single device mode, when Expan-
sion In (
XI
) is grounded, this output acts as an indication of a half-
full memory.
After half of the memory is filled, and at the falling edge of the
next write operation, the Half-Full Flag (
HF
) will be set to LOW
/
HF
) —
This is a
Figure 2. Reset
Figure 3. Asynchronous Write and Read Operation
NOTE:
1.
W
and
R
= V
IH
around the rising edge of
RS
.
W
RS
R
EF
HF
,
FF
t
RSC
t
RS
t
RSS
t
RSS
t
RSR
t
EFL
t
HFH
, t
FFH
2661 drw 04
R
W
D
t
RC
t
A
t
WR
t
DS
DATA
0
–D
8
Q
0
–Q
8
t
DH
t
WPW
t
WC
VALID
t
RLZ
t
RHZ
t
DV
t
A
t
RR
t
RPW
IN
VALID
DATA
OUT
VALID
DATA
OUT
DATA
IN
VALID
2661 drw 05
and will remain set until the difference between the write pointer
and read pointer is less than or equal to one half of the total
memory of the device. The Half-Full Flag (
HF
) is then reset by
the rising edge of the read operation.
In the Depth Expansion Mode, Expansion In (
XI
) is con-
nected to Expansion Out (
XO
) of the previous device. This
output acts as a signal to the next device in the Daisy Chain by
providing a pulse to the next device when the previous device
reaches the last location of memory. There will be an
XO
pulse
when the Write pointer reaches the last location of memory, and
an additional
XO
pulse when the Read pointer reaches the last
location of memory.
DATA OUTPUTS (Q
0
-Q
8
) —
Q
0
-Q
8
are data outputs for 9-
bit wide data. These outputs are in a high-impedance condition
whenever Read (
R
) is in a HIGH state.
相關(guān)PDF資料
PDF描述
IDT7203L80TDB CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
IDT7203L80TP CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
IDT7203L80TPB CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
IDT7203S40J CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
IDT7203S40JB CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT7203S20LB 制造商:Integrated Device Technology Inc 功能描述:
IDT7203S50J 制造商:Integrated Device Technology Inc 功能描述:2K X 9 OTHER FIFO, 50 ns, PQCC32
IDT7203S50P 制造商:Integrated Device Technology Inc 功能描述:FIFO, 2K x 9, Asynchronous, 28 Pin, Plastic, DIP
IDT7203S65P 制造商:Integrated Device Technology Inc 功能描述:FIFO, 2K x 9, Asynchronous, 28 Pin, Plastic, DIP
IDT72041L35JI 制造商:Integrated Device Technology Inc 功能描述:74041L35JI