參數(shù)資料
型號(hào): IDT7208L30TPG
廠商: Integrated Device Technology, Inc.
英文描述: CMOS ASYNCHRONOUS FIFO
中文描述: 異步FIFO的CMOS
文件頁(yè)數(shù): 9/14頁(yè)
文件大?。?/td> 122K
代理商: IDT7208L30TPG
9
COMMERCIAL, INDUSTRIAL AND MILITARY
TEMPERATURE RANGES
IDT7203/7204/7205/7206/7207/7208 CMOS ASYNCHRONOUS FIFO
2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 and 65,536 x 9
APRIL 3, 2006
Figure 9. Half-Full Flag Timing
Figure 10. Expansion Out
Figure 11. Expansion In
OPERATING MODES:
Care must be taken to assure that the appropriate flag is monitored by
each system(i.e.
FF
is monitored on the device where
W
is used;
EF
is monitored
on the device where
R
is used). For additional information on the IDT7203/7204/
7205/7206/7207, refer to Tech Note 8:
Operating FIFOs on Full and Empty
Boundary Conditions
and Tech Note 6:
Designing with FIFOs.
Single Device Mode
A single IDT7203/7204/7205/7206/7207/7208 may be used when the
application requirements are for 2,048/4,096/8,192/16,384/32,768/65,536 words
or less. These FIFOs are in a Single Device Configuration when the Expansion
In (
XI
) control input is grounded (see Figure 12).
Depth Expansion
These FIFOs can easily be adapted to applications when the require-
ments are for greater than 2,048/4,096/8,192/16,384/32,768/65,536 words.
Figure 14 demonstrates Depth Expansion using three IDT7203/7204/7205/
7206/7207/7208s. Any depth can be attained by adding additional IDT7203/
7204/7205/7206/7207/7208s. These devices operate in the Depth Expansion
mode when the following conditions are met:
1. The first device must be designated by grounding the First Load (
FL
) control
input.
2. All other devices must have
FL
in the HIGH state.
3. The Expansion Out (
XO
) pin of each device must be tied to the Expansion
In (
XI
) pin of the next device. See Figure 14.
4. External logic is needed to generate a composite Full Flag (
FF
) and Empty
Flag (
EF
). This requires the ORing of all
EF
s and ORing of all
FF
s (i.e. all
must be set to generate the correct composite
FF
or
EF
). See Figure 14.
5. The Retransmt (
RT
) function and Half-Full Flag (
HF
) are not available in
the Depth Expansion Mode.
For additional information on the IDT7203/7204/7205/7206/7207, refer to
Tech Note 9:
Cascading FIFOs or FIFO Modules.
W
R
HF
HALF-FULL OR LESS
MORE THAN HALF-FULL
HALF-FULL OR LESS
t
RHF
t
WHF
2661 drw11
W
R
XO
WRITE TO
LAST PHYSICAL
LOCATION
t
XOL
t
XOH
READ FROM
LAST PHYSICAL
LOCATION
2661 drw12
t
XOH
t
XOL
W
R
XI
WRITE TO
FIRST PHYSICAL
LOCATION
READ FROM
FIRST PHYSICAL
LOCATION
t
XI
t
XIR
2661 drw13
t
XIS
t
XIS
相關(guān)PDF資料
PDF描述
IDT7208L50LG CMOS ASYNCHRONOUS FIFO
IDT7208L50PG CMOS ASYNCHRONOUS FIFO
IDT7208L50PGI CMOS ASYNCHRONOUS FIFO
IDT7208L50SOG CMOS ASYNCHRONOUS FIFO
IDT7208L50TDG CMOS ASYNCHRONOUS FIFO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT7208L35J 功能描述:IC FIFO 64KX9 35NS 32PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:74ABT 功能:同步,雙端口 存儲(chǔ)容量:4.6K(64 x 36 x2) 數(shù)據(jù)速率:67MHz 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:120-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:120-HLQFP(14x14) 包裝:托盤 產(chǎn)品目錄頁(yè)面:1005 (CN2011-ZH PDF) 其它名稱:296-3984
IDT7208L35J8 功能描述:IC FIFO 64KX9 35NS 32PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT7208L35P 功能描述:IC FIFO 64KX9 35NS 28DIP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72103L120D 制造商:Integrated Device Technology Inc 功能描述:FIFO, 2K x 9, Asynchronous, 40 Pin, Ceramic, DIP
IDT72103S50P 制造商:Integrated Device Technology Inc 功能描述: