- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377396 > IDT7208L35P (INTEGRATED DEVICE TECHNOLOGY INC) CMOS ASYNCHRONOUS FIFO 65,536 x 9 PDF資料下載
參數(shù)資料
| 型號： | IDT7208L35P |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | CMOS ASYNCHRONOUS FIFO 65,536 x 9 |
| 中文描述： | 64K X 9 OTHER FIFO, 35 ns, PDIP28 |
| 封裝： | PLASTIC, DIP-28 |
| 文件頁數(shù)： | 3/12頁 |
| 文件大?。?/td> | 147K |
| 代理商： | IDT7208L35P |
IDT7208 CMOS ASYNCHRONOUS FIFO
65,536 x 9
COMMERCIAL TEMPERATURE RANGES
5.06
3
Commercial
7208L25 7208L35
Min.
Max.
—
28.5
35
—
—
25
10
—
25
—
5
—
5
—
5
—
—
18
35
—
25
—
10
—
15
—
0
—
35
—
25
—
25
—
10
—
35
—
25
—
25
—
10
—
—
35
—
35
—
35
—
25
—
25
25
—
—
25
—
25
—
35
—
35
25
—
—
25
—
25
25
—
10
—
10
—
7208L20
Min.
Symbol
f
S
t
RC
t
A
t
RR
t
RPW
t
RLZ
t
WLZ
t
DV
t
RHZ
t
WC
t
WPW
t
WR
t
DS
t
DH
t
RSC
t
RS
t
RSS
t
RTR
t
RTC
t
RT
t
RTS
t
RSR
t
EFL
t
HFH
, t
FFH
t
RTF
t
REF
t
RFF
t
RPE
t
WEF
t
WFF
t
WHF
t
RHF
t
WPF
t
XOL
t
XOH
t
XI
t
XIR
t
XIS
Parameters
Shift Frequency
Read Cycle Time
Access Time
Read Recovery Time
Read Pulse Width
(2)
Read LOW to Data Bus LOW
(3)
Write HIGH to Data Bus Low-Z
(3, 4)
Data Valid from Read HIGH
Read HIGH to Data Bus High-Z
(3)
Write Cycle Time
Write Pulse Width
(2)
Write Recovery Time
Data Set-up Time
Data Hold Time
Reset Cycle Time
Reset Pulse Width
(2)
Reset Set-up Time
(3)
Reset Recovery Time
Retransmit Cycle Time
Retransmit Pulse Width
(2)
Retransmit Set-up Time
(3)
Retransmit Recovery Time
Reset to
EF
LOW
Reset to
HF
and
FF
HIGH
Retransmit LOW to Flags Valid
Read LOW to
EF
LOW
Read HIGH to
FF
HIGH
Read Pulse Width after
EF
HIGH
Write HIGH to
EF
HIGH
Write LOW to
FF
LOW
Write LOW to
HF
Flag LOW
Read HIGH to
HF
Flag HIGH
Write Pulse Width after
FF
HIGH
Read/Write LOW to
XO
LOW
Read/Write HIGH to
XO
HIGH
XI
Pulse Width
(2)
XI
Recovery Time
XI
Set-up Time
Max.
33.3
—
20
—
—
—
—
—
15
—
—
—
—
—
—
—
—
—
—
—
—
—
30
30
30
20
20
—
20
20
30
30
—
20
20
—
—
—
Min.
—
45
—
10
35
5
10
5
—
45
35
10
18
0
45
35
35
10
45
35
35
10
—
—
—
—
—
35
—
—
—
—
35
—
—
35
10
15
Max.
22.2
—
35
—
—
—
—
—
20
—
—
—
—
—
—
—
—
—
—
—
—
—
45
45
45
30
30
—
30
30
45
45
—
35
35
—
—
—
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
—
30
—
10
20
5
5
5
—
30
20
10
12
0
30
20
20
10
30
20
20
10
—
—
—
—
—
20
—
—
—
—
20
—
—
20
10
10
AC ELECTRICAL CHARACTERISTICS
(1)
(Commercial: V
CC
= 5V
±
10%, T
A
= 0
°
C to +70
°
C)
NOTES:
1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.
相關PDF資料 |
PDF描述 |
|---|---|
| IDT7208L20J | Circular Connector; MIL SPEC:MIL-DTL-38999 Series III; Body Material:Metal; Series:TVP00; Number of Contacts:39; Connector Shell Size:21; Connecting Termination:Crimp; Circular Shell Style:Wall Mount Receptacle; Body Style:Straight |
| IDT7208 | CMOS ASYNCHRONOUS FIFO 65,536 x 9 |
| IDT72103 | Current-Mode PWM Controller 14-SOIC -40 to 85 |
| IDT72104 | Current-Mode PWM Controller 8-SOIC -40 to 85 |
| IDT72104L35J | Current-Mode PWM Controller 14-SOIC -40 to 85 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72103L120D | 制造商:Integrated Device Technology Inc 功能描述:FIFO, 2K x 9, Asynchronous, 40 Pin, Ceramic, DIP |
| IDT72103S50P | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT72104S120P | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT72104S50D | 制造商:Integrated Device Technology Inc 功能描述: 制造商:Integrated Device Technology Inc 功能描述:4K X 9 OTHER FIFO, 50 ns, CDIP40 |
| IDT72104S50P | 制造商:IDT/89'S 功能描述:FIFO, 4K x 9, Asynchronous, 40 Pin, Plastic, DIP |
發(fā)布緊急采購，3分鐘左右您將得到回復。