- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377397 > IDT72104 (Integrated Device Technology, Inc.) Current-Mode PWM Controller 8-SOIC -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT72104 |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | Current-Mode PWM Controller 8-SOIC -40 to 85 |
| 中文描述： | CMOS并行，串行FIFO的2048 × 9，4096 × 9 |
| 文件頁數(shù)： | 27/31頁 |
| 文件大?。?/td> | 314K |
| 代理商： | IDT72104 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁
IDT72103, IDT72104
CMOS PARALLEL-SERIAL FIFO 2048 x 9 AND 4096 x 9
COMMERCIAL TEMPERATURE RANGES
5.37
27
SERIAL INPUT WITH WIDTH AND DEPTH EXPANSION
SERIAL
DATA IN
SICP
R
Q
0-8
W
D
8
SI
SIX
V
CC
XI XO
SICP
R
Q
0-8
W
D
8
SI
SIX
V
CC
XI
XO
SICP
R
Q
0-8
W
D
8
SI
SIX
XI XO
SICP
R
Q
0-8
W
D
8
SI
SIX
XI
XO
SICP
R
Q
0-5
W
D
5
SI
SIX
XI XO
SICP
R
Q
0-5
W
D
5
SI
SIX
XI
XO
SERIAL
INPUT
CLOCK
P
0-8
P
9-17
P
18-23
READ
PARALLEL DATA OUT
2753 drw 39
IDT72104
IDT72104
IDT72104
IDT72104
IDT72104
IDT72104
SERIAL DATA OUTPUT
The Serial Output mode is selected by setting the SO/PO
line LOW. When in the Serial-Out mode, one of the Q1-8 lines
should be used to control the R signal. In the Serial-Out mode,
the Q0-8 are taps off a digital delay line. By selecting one of
these taps and connecting it to R, the width of the serial word
to be read and shifted is programmed. For instance, if the Q5
line is connected to the R input, on every sixth clock cycle a
new word is read from the FIFO RAM array and begins to be
shifted out. The serial word is shifted out Least Significant Bit
first. If the input mode of the FIFO is parallel, the information
that was written into the D0 bit will come out as the first bit of
the serial word. The second bit of the serial stream will be the
D1 bit and so on.
In the stand alone case, the SOX line is tied HIGH and not
used. On the first LOW-to-HIGH of the SOCP clock, all of the
Q outputs except for Q0 go LOW and a new serial word is
started. On the next clock cycle, Q1 will go HIGH, Q2 on the
next clock cycle and so on, as shown in Figure 37. This
continues until the Q line, which is connected to R, goes HIGH
at which point all of the Q lines go LOW on the next clock and
a new word is started.
In the cascaded case, word width of more than 9 bits can
NOTE:
1. All
SI
/PI pins are tied to GND.
SO
/PO pins are tied to V
CC
. For
FL
/
RT
,
FF
and
EF
connections see Figure 29.
Figure 36. An 8K x 24 Serial-In, Parallel-Out FIFO Using Six IDT72104s
be achieved by using more than one device. By tying the SOX
line of the least significant device HIGH and the SOX of the
subsequent devices to Q8 of the previous device, a cascaded
serial word is achieved. On the first LOW-to-HIGH clock edge
of SOCP, all the Q lines go low except for Q0. Just as in the
stand alone case, on each consecutive clock cycle, each Q
line goes HIGH in the order of least to most significant. When
Q8 (which is connected to the SOX input of the next device)
goes HIGH, the D0 of that device goes HIGH, thus cascading
from one device to the next. The Q line of the most significant
device, which programs the serial word width, is connected to
all R inputs.
The Serial Data Output (SO) of each device in the serial
word must be tied together. Since the SO pin is tri-stated, only
the device which is currently shifting out is enabled and driving
the 1-bit bus.
Figure 39 shows an example of the interconnections for a
16-bit serialized FIFO.
Once R goes HIGH with the last serial bit out, SOCP should
not be clocked again until EF goes HIGH.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72104L35J | Current-Mode PWM Controller 14-SOIC -40 to 85 |
| IDT72103L35J | CMOS PARALLEL-SERIAL FIFO 2048 x 9, 4096 x 9 |
| IDT72103L50J | CMOS PARALLEL-SERIAL FIFO 2048 x 9, 4096 x 9 |
| IDT72104L50J | CMOS PARALLEL-SERIAL FIFO 2048 x 9, 4096 x 9 |
| IDT72105 | CMOS PARALLEL-TO-SERIAL FIFO 256 x 16, 512 x 16, 1024 x 16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72104S120P | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT72104S50D | 制造商:Integrated Device Technology Inc 功能描述: 制造商:Integrated Device Technology Inc 功能描述:4K X 9 OTHER FIFO, 50 ns, CDIP40 |
| IDT72104S50P | 制造商:IDT/89'S 功能描述:FIFO, 4K x 9, Asynchronous, 40 Pin, Plastic, DIP |
| IDT72105L50S0 | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT72105L50TP | 制造商:INT_DEV_TECH 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。