- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377403 > IDT72251L10JI (Integrated Device Technology, Inc.) CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT72251L10JI |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 |
| 中文描述： | 的CMOS SyncFIFOO 64 × 9，256 × 9，512 × 9，1024 × 9，2048 × 9和4096 × 9 |
| 文件頁數(shù)： | 5/14頁 |
| 文件大小： | 155K |
| 代理商： | IDT72251L10JI |
5
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72421/72201/72211/72221/72231/72241/72251 CMOS SyncFIFO
64 x 9, 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9
OUTPUT ENABLE (
OE
)
When Output Enable (
OE
) is enabled (LOW), the parallel output buffers
receive data fromthe output register. When Output Enable (
OE
(HIGH), the Q output data bus is in a high-impedance state.
WRITE ENABLE 2/LOAD (WEN2/
LD
)
This is a dual-purpose pin. The FIFO is configured at Reset to have
programmable flags or to have two write enables, which allows depth expansion.
If Write Enable 2/Load (WEN2/
LD
) is set HIGH at Reset (
RS
= LOW), this pin
operates as a second write enable pin.
If the FIFO is configured to have two write enables, when Write Enable
(
WEN1
) is LOW and Write Enable 2/Load (WEN2/
LD
) is HIGH, data can be
loaded into the input register and RAMarray on the LOW-to-HIGH transition
of every Write Clock (WCLK). Data is stored in the RAMarray sequentially and
independently of any ongoing read operation.
In this configuration, when Write Enable (
WEN1
) is HIGH and/or Write
Enable 2/Load (WEN2/
LD
) is LOW, the input register holds the previous data
and no new data is allowed to be loaded into the register.
To prevent data overflow, the Full Flag (
FF
) will go LOW, inhibiting further
write operations. Upon the completion of a valid read cycle, the Full Flag (
FF
)
will go HIGH after t
WFF
, allowing a valid write to begin. Write Enable 1 (
WEN1
)
and Write Enable 2/Load (WEN2/
LD
) are ignored when the FIFO is full.
The FIFO is configured to have programmable flags when the Write Enable
2/Load (WEN2/
LD
) is set LOW at Reset (
RS
=LOW). The IDT72421/72201/
72211/72221/72231/72241/72251 devices contain four 8-bit offset registers
which can be loaded with data on the inputs, or read on the outputs. See Figure
3 for details of the size of the registers and the default values.
If the FIFO is configured to have programmable flags when the Write Enable
1 (
WEN1
) and Write Enable 2/Load (WEN2/
LD
) are set LOW, data on the inputs
D is written into the Empty (Least Significant Bit) Offset register on the first LOW-
to-HIGH transition of the Write Clock (WCLK). Data is written into the Empty (Most
Significant Bit) Offset register on the second LOW-to-HIGH transition of the Write
Clock (WCLK), into the Full (Least Significant Bit) Offset register on the third
transition, and into the Full (Most Significant Bit) Offset register on the fourth
transition. The fifth transition of the Write Clock (WCLK) again writes to the Empty
(Least Significant Bit) Offset register.
However, writing all offset registers does not have to occur at one time. One
or two offset registers can be written and then by bringing the Write Enable 2/
Load (WEN2/
LD
) pin HIGH, the FIFO is returned to normal read/write
operation. When the Write Enable 2/Load (WEN2/
LD
) pin is set LOW, the Write
Enable 1 (
WEN1
) is LOW, the next offset register in sequence is written.
SIGNAL DESCRIPTIONS
INPUTS:
DATA IN (D0 - D8)
Data inputs for 9-bit wide data.
CONTROLS:
RESET (
RS
)
Reset is accomplished whenever the Reset (
RS
) input is taken to a LOW
state. During reset, both internal read and write pointers are set to the first
location. A reset is required after power-up before a write operation can take
place. The Full Flag (FF) and Programmable Almost-Full flag (
PAF
) will be reset
to HIGH after t
RSF
. The Empty Flag (EF) and Programmable Almost-Empty
flag (PAE) will be reset to LOW after tRSF. During reset, the output register is
initialized to all zeros and the offset registers are initialized to their default values.
WRITE CLOCK (WCLK)
A write cycle is initiated on the LOW-to-HIGH transition of the Write Clock
(WCLK). Data setup and hold times must be met in respect to the LOW-to-HIGH
transition of WCLK. The Full Flag (
FF
) and Programmable Almost-Full flag
(
PAF
) are synchronized with respect to the LOW-to-HIGH transition of WCLK.
The Write and Read Clocks can be asynchronous or coincident.
WRITE ENABLE 1 (
WEN1
)
If the FIFO is configured for programmable flags, Write Enable 1 (
WEN1
)
is the only enable control pin. In this configuration, when Write Enable 1 (
WEN1
)
is LOW, data can be loaded into the input register and RAMarray on the LOW-
to-HIGH transition of every Write Clock (WCLK). Data is stored in the RAMarray
sequentially and independently of any ongoing read operation.
In this configuration, when Write Enable 1 (
WEN1
) is HIGH, the input register
holds the previous data and no new data is allowed to be loaded into the register.
If the FIFO is configured to have two write enables, which allows for depth
expansion, there are two enable control pins. See Write Enable 2 paragraph
below for operation in this configuration.
To prevent data overflow, the Full Flag (
FF
) will go LOW, inhibiting further
write operations. Upon the completion of a valid read cycle, the Full Flag (
FF
)
will go HIGH after t
WFF
, allowing a valid write to begin. Write Enable 1 (
WEN1
)
is ignored when the FIFO is full.
READ CLOCK (RCLK)
Data can be read on the outputs on the LOW-to-HIGH transition of the Read
Clock (RCLK). The Empty Flag (
EF
) and Programmable Almost-Empty flag
(
PAE
) are synchronized with respect to the LOW-to-HIGH transition of RCLK.
The Write and Read Clocks can be asynchronous or coincident.
READ ENABLES (
REN1
,
REN2
)
When both Read Enables (
REN1
,
REN2
) are LOW, data is read fromthe
RAMarray to the output register on the LOW-to-HIGH transition of the Read
Clock (RCLK).
When either Read Enable (
REN1
,
REN2
) is HIGH, the output register holds
the previous data and no new data is allowed to be loaded into the register.
When all the data has been read fromthe FIFO, the Empty Flag (
EF
) will
go LOW, inhibiting further read operations. Once a valid write operation has
been accomplished, the Empty Flag (
EF
) will go HIGH after t
REF
and a valid
read can begin. The Read Enables (
REN1
,
REN2
) are ignored when the FIFO
is empty.
LD
0
WEN1
0
WCLK
Selection
Empty Offset (LSB)
Empty Offset (MSB)
Full Offset (LSB)
Full Offset (MSB)
0
1
1
1
0
1
No Operation
Write Into FIFO
No Operation
NOTE:
1. For the purposes of this table, WEN2 = V
IH
.
2. The same selection sequence applies to reading fromthe registers.
REN1
and
REN2
are enabled and read is performed on the LOW-to-HIGH transition of RCLK.
Figure 2. Write Offset Register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72251L10PF | CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 |
| IDT72251L10PFI | CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 |
| IDT72251L15JI | CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 |
| IDT72251L15PF | CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 |
| IDT72251L15PFI | CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72251L10PF | 功能描述:IC FIFO SYNC 512X9 10NS 32QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72251L10PF8 | 功能描述:IC FIFO SYNC 512X9 10NS 32QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT72251L10PFG | 制造商:Integrated Device Technology Inc 功能描述:IC FIFO SYNC 512X9 10NS 32QFP |
| IDT72251L10PFG8 | 制造商:Integrated Device Technology Inc 功能描述:IC FIFO SYNC 512X9 10NS 32QFP |
| IDT72251L15J | 功能描述:IC FIFO SYNC 512X9 15NS 32PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。