- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10010 > IDT72255LA20PF8 (IDT, Integrated Device Technology Inc)IC FIFO 8KX18 LP 20NS 64QFP PDF資料下載
參數(shù)資料
| 型號： | IDT72255LA20PF8 |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 2/27頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FIFO 8KX18 LP 20NS 64QFP |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 系列： | 7200 |
| 功能： | 同步 |
| 存儲容量： | 144K（8K x 18） |
| 訪問時間： | 20ns |
| 電源電壓： | 4 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-TQFP（14x14） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 72255LA20PF8 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
10
IDT72255LA/72265LA CMOS SuperSync FIFO
8,192 x 18 and 16,384 x 18
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
JANUARY 13, 2009
SERIAL PROGRAMMING MODE
If Serial Programming mode has been selected, as described above, then
programming of
PAE and PAF values can be achieved by using a combi-
nation of the
LD, SEN, WCLK and SI input pins. Programming PAE and
PAF proceeds as follows: when LD and SEN are set LOW, data on the
SI input are written, one bit for each WCLK rising edge, starting with the
Empty Offset LSB and ending with the Full Offset MSB. A total of 26 bits for
the IDT72255LA and 28 bits for the IDT72265LA. See Figure 13, Serial
Loading of Programmable Flag Registers, for the timing diagram for this
mode.
Using the serial method, individual registers cannot be programmed se-
lectively.
PAE and PAF can show a valid status only after the complete
set of bits (for all offset registers) has been entered. The registers can be
reprogrammed as long as the complete set of new offset bits is entered.
When
LD is LOW and SEN is HIGH, no serial write to the registers can
occur.
Write operations to the FIFO are allowed before and during the serial
programming sequence. In this case, the programming of all offset bits does
not have to occur at once. A select number of bits can be written to the SI
input and then, by bringing
LD and SEN HIGH, data can be written to
FIFO memory via Dn by toggling
WEN. When WEN is brought HIGH with
LD and SEN restored to a LOW, the next offset bit in sequence is written to
the registers via SI. If an interruption of serial programming is desired, it is
sufficient either to set
LD LOW and deactivate SEN or to set SEN LOW
and deactivate
LD. Once LD and SEN are both restored to a LOW level,
serial offset programming continues.
From the time serial programming has begun, neither partial flag will be
valid until the full set of bits required to fill all the offset registers has been
written. Measuring from the rising WCLK edge that achieves the above
criteria;
PAF will be valid after two more rising WCLK edges plus tPAF,
PAE will be valid after the next two rising RCLK edges plus tPAE plus
tSKEW2.
It is not possible to read the flag offset values in a serial mode.
PARALLEL MODE
If Parallel Programming mode has been selected, as described above,
then programming of
PAE and PAF values can be achieved by using a
combination of the
LD, WCLK , WEN and Dn input pins. ProgrammingPAE
and
PAF proceeds as follows: when LD and WEN are set LOW, data on
the inputs Dn are written into the Empty Offset Register on the first LOW-to-
HIGH transition of WCLK. Upon the second LOW-to-HIGH transition of WCLK,
data are written into the Full Offset Register. The third transition of WCLK
writes, once again, to the Empty Offset Register. See Figure 14, Parallel
Loading of Programmable Flag Registers, for the timing diagram for this
mode.
The act of writing offsets in parallel employs a dedicated write offset
register pointer. The act of reading offsets employs a dedicated read offset
register pointer. The two pointers operate independently; however, a read
and a write should not be performed simultaneously to the offset registers.
A Master Reset initializes both pointers to the Empty Offset (LSB) register.
A Partial Reset has no effect on the position of these pointers.
Write operations to the FIFO are allowed before and during the parallel
programming sequence. In this case, the programming of all offset
registers does not have to occur at one time. One, two or more offset reg-
isters can be written and then by bringing
LD HIGH, write operations can
be redirected to the FIFO memory. When
LD is set LOW again, and WEN
is LOW, the next offset register in sequence is written to. As an
alternative to holding
WEN LOW and toggling LD, parallel programming
can also be interrupted by setting LD LOW and toggling
WEN.
Note that the status of a partial flag (
PAE or PAF) output is invalid dur-
ing the programming process. From the time parallel programming has
begun, a partial flag output will not be valid until the appropriate offset word
has been written to the register(s) pertaining to that flag. Measuring from
the rising WCLK edge that achieves the above criteria;
PAF will be valid
after two more rising WCLK edges plus tPAF,
PAE will be valid after the
next two rising RCLK edges plus tPAE plus tSKEW2.
The act of reading the offset registers employs a dedicated read offset
register pointer. The contents of the offset registers can be read on the Q0-
Qn pins when
LD is set LOW and REN is set LOW. Data are read via Qn
from the Empty Offset Register on the first LOW-to-HIGH transition of RCLK.
Upon the second LOW-to-HIGH transition of RCLK, data are read from the
Full Offset Register. The third transition of RCLK reads, once again, from
the Empty Offset Register. See Figure 15, Parallel Read of Programmable
Flag Registers, for the timing diagram for this mode.
It is permissible to interrupt the offset register read sequence with reads
or writes to the FIFO. The interruption is accomplished by deasserting
REN,
LD, or both together. When REN and LD are restored to a LOW level,
reading of the offset registers continues where it left off. It should be noted,
and care should be taken from the fact that when a parallel read of the flag
offsets is performed, the data word that was present on the output lines Qn
will be overwritten.
Parallel reading of the offset registers is always permitted regardless of
which timing mode (IDT Standard or FWFT modes) has been selected.
RETRANSMIT OPERATION
The Retransmit operation allows data that has already been read to be
accessed again. There are two stages: first, a setup procedure that resets
the read pointer to the first location of memory, then the actual retransmit,
which consists of reading out the memory contents, starting at the
beginning of memory.
Retransmit setup is initiated by holding
RT LOW during a rising RCLK
edge.
REN and WEN must be HIGH before bringing RT LOW. At least
one word, but no more than D - 2 words should have been written into the
FIFO between Reset (Master or Partial) and the time of Retransmit setup.
D = 8,192 for the IDT72255LA and D = 16,384 for the IDT72265LA. In
FWFT mode, D = 8,193 for the IDT72255LA and D = 16,385 for the
IDT72265LA.
If IDT Standard mode is selected, the FIFO will mark the beginning of
the Retransmit setup by setting
EF LOW. The change in level will only be
noticeable if
EF was HIGH before setup. During this period, the internal
read pointer is initialized to the first location of the RAM array.
When
EF goes HIGH, Retransmit setup is complete and read opera-
tions may begin starting with the first location in memory. Since IDT Stan-
dard mode is selected, every word read including the first word following
Retransmit setup requires a LOW on
REN to enable the rising edge of
RCLK. See Figure 11, Retransmit Timing (IDT Standard Mode), for the
relevant timing diagram.
If FWFT mode is selected, the FIFO will mark the beginning of the
Retransmit setup by setting
OR HIGH. During this period, the internal read
pointer is set to the first location of the RAM array.
When
OR goes LOW, Retransmit setup is complete; at the same time,
the contents of the first location appear on the outputs. Since FWFT mode
is selected, the first word appears on the outputs, no LOW on
REN is
necessary. Reading all subsequent words requires a LOW on
REN to
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27466T11B13PB | CONN RCPT 13POS WALL MT W/PINS |
| LTC2845IUHF#PBF | IC TXRX 3.3V MULTIPROTOCOL 38QFN |
| MS27467E9B35SD | CONN PLUG 6POS STRAIGHT W/SCKT |
| IDT723616L20PF | IC FIFO TRPL BUS 64X36X2 128QFP |
| LTC2845IUHF | IC TXRX 3.3V MULTIPROTOCOL 38QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72255LA20PFI | 功能描述:IC FIFO 8KX18 LP 20NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72255LA20PFI8 | 功能描述:IC FIFO 8KX18 LP 20NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72255LA20TF | 功能描述:IC FIFO 8KX18 LP 20NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72255LA20TF8 | 功能描述:IC FIFO 8KX18 LP 20NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72255LA20TFI | 功能描述:IC FIFO 8KX18 LP 20NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。