- 您現在的位置：買賣IC網 > PDF目錄9922 > IDT723642L15PQF (IDT, Integrated Device Technology Inc)IC FIFO SYNC 2048X36 132QFP PDF資料下載
參數資料
| 型號： | IDT723642L15PQF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數： | 3/25頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FIFO SYNC 2048X36 132QFP |
| 標準包裝： | 36 |
| 系列： | 7200 |
| 功能： | 同步 |
| 存儲容量： | 72K（2K x 36） |
| 數據速率： | 67MHz |
| 訪問時間： | 15ns |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 132-BQFP 緩沖式 |
| 供應商設備封裝： | 132-PQFP（24.13x24.13） |
| 包裝： | 托盤 |
| 其它名稱： | 723642L15PQF |
11
IDT723622/723632/723642 CMOS SyncBiFIFO
256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
COMMERCIALTEMPERATURERANGE
The setup and hold time constraints to the port Clocks for the port Chip
Selects and Write/Read selects are only for enabling write and read
operations and are not related to high-impedance control of the data
outputs. If a port enable is LOW during a clock cycle, the port’s Chip Select
and Write/Read select may change states during the setup and hold time
window of the cycle.
When a FIFO Output Ready flag is LOW, the next word written is
automaticallysenttotheFIFOoutputregisterautomaticallybytheLOW-to-HIGH
transitionoftheportclockthatsetstheOutputReadyflagHIGH. WhentheOutput
ReadyflagisHIGH,subsequentdataisclockedtotheoutputregistersonlywhen
aFIFOreadisselectedusingtheport’sChipSelect,Write/Readselect,Enable,
and Mailbox select.
SYNCHRONIZED FIFO FLAGS
Each FIFO is synchronized to its port clock through at least two flip-flop
stages. This is done to improve flag-signal reliability by reducing the
probability of metastable events when CLKA and CLKB operate asynchro-
nously to one another. ORA,
AEA, IRA, and AFA are synchronized to CLKA.
ORB,
AEB, IRB, and AFB are synchronized to CLKB. Tables 4 and 5 show
the relationship of each port flag to FIFO1 and FIFO2.
OUTPUT READY FLAGS (ORA, ORB)
The Output Ready flag of a FIFO is synchronized to the port clock that
reads data from its array. When the Output Ready flag is HIGH, new data
is present in the FIFO output register. When the Output Ready flag is LOW,
thepreviousdatawordispresentintheFIFOoutputregisterandattemptedFIFO
reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to
itsoutputregister.ThestatemachinethatcontrolsanOutputReadyflagmonitors
a write pointer and read pointer comparator that indicates when the FIFO
memory status is empty, empty+1, or empty+2. From the time a word is written
toaFIFO,itcanbeshiftedtotheFIFOoutputregisterinaminimumofthreecycles
of the Output Ready flagsynchronizing clock. Therefore, an Output Readyflag
isLOWifawordinmemoryisthenextdatatobesenttotheFlFOoutputregister
andthreecyclesoftheportClockthatreadsdatafromtheFIFOhavenotelapsed
sincethetimethewordwaswritten.TheOutputReadyflagoftheFIFOremains
LOW until the third LOW-to-HIGH transition of the synchronizing clock occurs,
simultaneouslyforcingtheOutputReadyflagHIGHandshiftingthewordtothe
FIFO output register.
A LOW-to-HIGH transition on an Output Ready flag synchronizing clock
begins the first synchronization cycle of a write if the clock transition occurs at
timetSKEW1orgreaterafterthewrite.Otherwise,thesubsequentclockcyclecan
bethefirstsynchronizationcycle(seeFigures8and9forORAandORBtiming
diagrams).
INPUT READY FLAGS (IRA, IRB)
TheInputReadyflagofaFlFOissynchronizedtotheportclockthatwrites
data to its array. When the Input Ready flag is HIGH, a memory location is free
in the FIFO to receive new data. No memory locations are free when the Input
Ready flag is LOW and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, its write pointer is incremented. The
statemachinethatcontrolsanInputReadyflagmonitorsawritepointerandread
pointercomparatorthatindicateswhentheFlFOmemorystatusisfull,full-1,or
CSB
W/RB
ENB
MBB
CLKB
Data B (B0-B35) I/O
PORT FUNCTION
H
X
High-Impedance
None
L
X
Input
None
LL
H
L
↑
Input
FIFO2 write
LL
H
↑
Input
Mail2 write
L
H
L
X
Output
None
LH
H
L
↑
Output
FIFO1 read
L
H
L
H
X
Output
None
LH
H
↑
Output
Mail1 read (set
MBF1 HIGH)
TABLE 3 — PORT B ENABLE FUNCTION TABLE
TABLE 2 — PORT A ENABLE FUNCTION TABLE
CSA
W/
RA
ENA
MBA
CLKA
Data A (A0-A35) I/O
PORT FUNCTION
H
X
High-Impedance
None
L
H
L
X
Input
None
LH
H
L
↑
Input
FIFO1 write
LH
H
↑
Input
Mail1 write
L
X
Output
None
LL
H
L
↑
Output
FIFO2 read
L
H
X
Output
None
LL
H
↑
Output
Mail2 read (set
MBF2 HIGH)
相關PDF資料 |
PDF描述 |
|---|---|
| V24B24M250B2 | CONVERTER MOD DC/DC 24V 250W |
| ISL32172EFBZ-T | IC XMITTER ESD RS422 LP 16-SOIC |
| VE-BWP-MW-F3 | CONVERTER MOD DC/DC 13.8V 100W |
| ISL3232EIRZ-T | IC XMITTER/RCVR ESD RS232 16-QFN |
| VE-BWP-MW-F2 | CONVERTER MOD DC/DC 13.8V 100W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| IDT723642L15PQFGI | 功能描述:IC FIFO SYNC 2048X36 132QFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數據速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應商設備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT723643L12PF | 功能描述:IC FIFO SYNC 1024X36 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數據速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應商設備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT723643L12PF8 | 功能描述:IC FIFO SYNC 1024X36 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數據速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應商設備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT723643L12PFG | 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Dual Depth/Width Bi-Dir 1K x 36 128-Pin TQFP |
| IDT723643L15PF | 功能描述:IC FIFO SYNC 1024X36 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數據速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應商設備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
發(fā)布緊急采購，3分鐘左右您將得到回復。