參數(shù)資料
型號: IDT723643L12PF
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 27/28頁
文件大小: 0K
描述: IC FIFO SYNC 1024X36 128QFP
標(biāo)準(zhǔn)包裝: 72
系列: 7200
功能: 同步
存儲容量: 36.8K(1K x 36)
數(shù)據(jù)速率: 83MHz
訪問時間: 12ns
電源電壓: 4.5 V ~ 5.5 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 128-LQFP
供應(yīng)商設(shè)備封裝: 128-TQFP(14x20)
包裝: 托盤
其它名稱: 723643L12PF
8
COMMERCIALTEMPERATURERANGE
IDT723623/723633/723643 BUS-MATCHING SyncFIFO
256 x 36, 512 x 36, 1,024 x 36
Symbol
Parameter
Min.
Max.
Min.
Max.
Unit
fS
Clock Frequency, CLKA or CLKB
83
66.7
MHz
tCLK
Clock Cycle Time, CLKA or CLKB
12
15
ns
tCLKH
Pulse Duration, CLKA or CLKB HIGH
5
6
ns
tCLKL
Pulse Duration, CLKA and CLKB LOW
5
6
ns
tDS
Setup Time, A0-A35 before CLKA
↑ and B0-B35 before CLKB↑
3—
4
ns
tENS1
Setup Time,
CSA and W/RA before CLKA
↑; CSB and W/RB before CLKB↑
4
4.5
ns
tENS2
Setup Time, ENA and MBA before CLKA
↑; ENB and MBB before CLKB↑
3
4.5
ns
tRSTS
Setup Time,
RS1 or PRS LOW before CLKA
↑ or CLKB↑(2)
5
5
ns
tFSS
Setup Time, FS0 and FS1 before
RS1 HIGH
7.5
7.5
ns
tBES
Setup Time, BE/
FWFT before RS1 HIGH
7.5
7.5
ns
tSPMS
Setup Time,
SPM before RS1 HIGH
7.5
7.5
ns
tSDS
Setup Time, FS0/SD before CLKA
3
4
ns
tSENS
Setup Time, FS1/
SEN before CLKA
3
4
ns
tFWS
Setup Time,
FWFT before CLKA
0
0
ns
tDH
Hold Time, A0-A35 after CLKA
↑ and B0-B35 after CLKB↑
0.5
1
ns
tENH
Hold Time,
CSA, W/RA, ENA, and MBA after CLKA
↑; CSB, W/RB,ENB, and MBB after CLKB↑
0.5
1
ns
tRSTH
Hold Time,
RS1 or PRS LOW after CLKA
↑ or CLKB↑(2)
4
4
ns
tFSH
Hold Time, FS0 and FS1 after
RS1 HIGH
2
2
ns
tBEH
Hold Time, BE/FWFT after
RS1 HIGH
2
2
ns
tSPMH
Hold Time,
SPM after RS1 HIGH
2
2
ns
tSDH
Hold Time, FS0/SD after CLKA
0.5
1
ns
tSENH
Hold Time, FS1/
SEN HIGH after CLKA
0.5
1
ns
tSPH
Hold Time, FS1/
SEN HIGH after RS1 HIGH
2
2
ns
tSKEW1(3)
Skew Time between CLKA
↑ and CLKB↑ for EF/OR and FF/IR
5
7.5
ns
tSKEW2(3,4) Skew Time between CLKA
↑ and CLKB↑ for AE and AF
12
12
ns
TIMING REQUIREMENTS OVER RECOMMENDED RANGES OF SUPPLY
VOLTAGE AND OPERATING FREE-AIR TEMPERATURE
NOTES:
1. Industrial temperature range is available by special order.
2. Requirement to count the clock edge as one of at least four needed to reset a FIFO.
3. Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
4. Design simulated, not tested.
(Commercial: VCC = 5.0V ± 10%, TA = 0
°C to +70°C)
Commercial
IDT723623L12
IDT723623L15
IDT723633L12
IDT723633L15
IDT723643L12
IDT723643L15
相關(guān)PDF資料
PDF描述
IDT723644L12PF IC FIFO SYNC 2048X36 128QFP
IDT723646L12PF IC FIFO SYNC 2048X36 128QFP
IDT723651L20PQFI IC FIFO SYNC 2048X36 132QFP
IDT723653L15PF8 IC FIFO SYNC 2048X36 128-TQFP
IDT723672L12PQF IC FIFO SYNC 16384X36 132QFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT723643L12PF8 功能描述:IC FIFO SYNC 1024X36 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT723643L12PFG 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Dual Depth/Width Bi-Dir 1K x 36 128-Pin TQFP
IDT723643L15PF 功能描述:IC FIFO SYNC 1024X36 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT723643L15PF8 功能描述:IC FIFO SYNC 1024X36 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT723644L12PF 功能描述:IC FIFO SYNC 2048X36 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433