- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9864 > IDT723653L12PF (IDT, Integrated Device Technology Inc)IC FIFO SYNC 2048X36 128-TQFP PDF資料下載
參數(shù)資料
| 型號： | IDT723653L12PF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 24/29頁 |
| 文件大小： | 0K |
| 描述： | IC FIFO SYNC 2048X36 128-TQFP |
| 產品變化通告： | Product Discontinuation 27/Jul/2009 |
| 標準包裝： | 36 |
| 系列： | 7200 |
| 功能： | 同步 |
| 存儲容量： | 72K（2K x 36） |
| 數(shù)據(jù)速率： | 83MHz |
| 訪問時間： | 12ns |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-LQFP |
| 供應商設備封裝： | 128-TQFP（14x20） |
| 包裝： | 托盤 |
| 其它名稱： | 723653L12PF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁
4
COMMERCIALTEMPERATURERANGE
IDT723653/723663/723673 CMOS SyncFIFOTM WITH BUS-MATCHING
2,048 x 36 x 2, 4,096 x 36 x 2 and 8,192 x 36 x 2
PIN DESCRIPTIONS
Symbol
Name
I/O
Description
A0-A35
Port A Data
I/O
36-bit bidirectional data port for side A.
AE
Almost-EmptyFlag
O
Programmable Almost-Empty flag synchronized to CLKB. It is LOW when the number of words in the
(Port B)
FIFO is less than or equal to the value in the Almost-Empty B offset register, X.
AF
Almost-FullFlag
O
Programmable Almost-Full flag synchronized to CLKA. It is LOW when the number of empty
(Port A)
locations in the FIFO is less than or equal to the value in the Almost-Full A offset register, Y.
B0-B35
Port B Data
I/O
36-bit bidirectional data port for side B.
BE/
FWFT
Big-Endian/
I
This is a dual purpose pin. During Master Reset, a HIGH on BE will select Big-Endian operation. In
First Word
this case, depending on the bus size, the most significant byte or word written to Port A is read from
Fall Through
Port B first. A LOW on BE will select Little-Endian operation. In this case, the least significant byte or
word written to Port A is read from Port B first. After Master Reset, this pin selects the timing mode. A
HIGH on
FWFT selects IDT Standard mode, a LOW selects First Word Fall Through mode. Once
the timing mode has been selected, the level on
FWFT must be static throughout device operation.
BM(1)
Bus-MatchSelect
I
A HIGH on this pin enables either byte or word bus width on Port B, depending on the state of
(Port B)
SIZE. A LOW selects long word operation. BM works with SIZE and BE to select the bus size and
endian arrangement for Port B.The level of BM must be static throughout device operation.
CLKA
Port A Clock
I
CLKA is a continuous clock that synchronizes all data transfers through Port A and can be
asynchronous or coincident to CLKB.
FF/IR and AF are synchronized to the LOW-to-HIGH
transition of CLKA.
CLKB
Port B Clock
I
CLKB is a continuous clock that synchronizes all data transfers through Port B and can be
asynchronous or coincident to CLKA.
EF/OR and AE are synchronized to the LOW-to-HIGH
transition of CLKB.
CSA
Port A Chip
I
CSA must be LOW to enable to LOW-to-HIGH transition of CLKA to read or write on Port A.The
Select
A0-A35 outputs are in the high-impedance state when
CSA is HIGH.
CSB
Port B Chip
I
CSB must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on Port B.
Select
The B0-B35 outputs are in the high-impedance state when
CSB is HIGH.
EF/OR
Empty/Output
O
This is a dual function pin. In the IDT Standard mode, the
EF function is selected. EFindicates
Ready Flag
whether or not the FIFO memory is empty. In the FWFT mode, the OR function is selected. OR indicates
(Port B)
the presence of valid data on the B0-B35 outputs, available for reading.
EF/OR is synchronized to the
LOW-to-HIGH transition of CLKB.
ENA
Port A Enable
I
ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on Port A.
ENB
Port B Enable
I
ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on Port B.
FF/IR
Full/Input
O
This is a dual function pin. In the IDT Standard mode, the
FF function is selected. FF indicates
Ready Flag
whether or not the FIFO memory is full. In the FWFT mode, the IR function is selected. IR indicates
(Port A)
whether or not there is space available for writing to the FIFO memory.
FF/IR is synchronized to the
LOW-to-HIGH transition of CLKA.
FS0/SD
Flag Offset Select 0/
I
FS1/
SEN and FS0/SD are dual-purpose inputs used for flag offset register programming. During
Serial Data,
Reset, FS1/
SENandFS0/SD,togetherwithFS2selecttheflagoffsetprogrammingmethod. Three
offset register programming methods are available: automatically load one of five preset values (8,
16, 64, 256 or 1,024), parallel load from Port A, and serial load.
FS1/
SEN
Flag Offset Select 1/
I
Serial Enable
When serial load is selected for flag offset register programming, FS1/
SEN is used as an enable
synchronous to the LOW-to-HIGH transition of CLKA. When FS1/
SEN is LOW, a rising edge on
FS2(1)
Flag Offset Select 2
I
CLKA load the bit present on FS0/SD into the X and Y registers. The number of bit writes required
to program the offset registers is 22 for the IDT723653, 24 for the IDT723663, and 26 for the IDT723673.
The first bit write stores the Y-register MSB and the last bit write stores the X-register LSB.
MBA
Port A Mailbox
I
A HIGH level on MBA chooses a mailbox register for a Port A read or write operation.
Select
MBB
Port B Mailbox
I
A HIGH level on MBB chooses a mailbox register for a Port B read or write operation. When the
Select
B0-B35 outputs are active, a HIGH level on MBB selects data from the mail1 register for output and
a LOW level selects FIFO data for output.
相關PDF資料 |
PDF描述 |
|---|---|
| MAX1296ACEG+ | IC ADC 12BIT 420KSPS 24-QSOP |
| ISL4270EIRZ | IC 3DRVR/3RCVR RS232 3V 32-QFN |
| PI90LV032AWEX | IC LINE DVR QUAD LVDS 3V 16-SOIC |
| PI90LV031AWEX | IC LINE DVR QUAD LVDS 3V 16-SOIC |
| V24B5M150BL3 | CONVERTER MOD DC/DC 5V 150W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IDT723653L12PF8 | 功能描述:IC FIFO SYNC 2048X36 128-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應商設備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT723653L15PF | 功能描述:IC FIFO SYNC 2048X36 128-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應商設備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT723653L15PF8 | 功能描述:IC FIFO SYNC 2048X36 128-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應商設備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT723654L12PF | 功能描述:IC FIFO BI SYNC 4096X36 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應商設備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT723654L12PF8 | 功能描述:IC FIFO BI SYNC 4096X36 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應商設備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
發(fā)布緊急采購，3分鐘左右您將得到回復。