- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377419 > IDT72403L10P (INTEGRATED DEVICE TECHNOLOGY INC) CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT PDF資料下載
參數(shù)資料
| 型號： | IDT72403L10P |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT |
| 中文描述： | 64 X 4 OTHER FIFO, 55 ns, PDIP16 |
| 封裝： | 0.300 INCH, PLASTIC, DIP-16 |
| 文件頁數(shù)： | 8/9頁 |
| 文件大?。?/td> | 95K |
| 代理商： | IDT72403L10P |
5.01
8
IDT72401, IDT72402, IDT72403, IDT72404
CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT
MILITARY AND COMMERCIAL TEMPERATURE RANGES
2747 drw 16
D
0
D
1
D
2
D
3
IR
SI
Q
0
Q
1
Q
2
Q
3
SO
OR
MR
D
0
D
1
D
2
D
3
Q
0
Q
1
Q
2
Q
3
MR
D
0
D
1
D
2
D
3
Q
0
Q
1
Q
2
Q
3
MR
D
0
D
1
D
2
D
3
Q
0
Q
1
Q
2
Q
3
MR
D
0
D
1
D
2
D
3
Q
0
Q
1
Q
2
Q
3
MR
D
0
D
1
D
2
D
3
Q
0
Q
1
Q
2
Q
3
MR
D
0
D
1
D
2
D
3
SI
IR
Q
0
Q
1
Q
2
Q
3
OR
SO
MR
D
0
D
1
D
2
D
3
SI
IR
Q
0
Q
1
Q
2
Q
3
OR
SO
MR
D
0
D
1
D
2
D
3
SI
IR
Q
0
Q
1
Q
2
Q
3
OR
SO
MR
SHIFT OUT
COMPOSITE
OUTPUT
READY
MR
SHIFT IN
COMPOSITE
INPUT
READY
IR
SI
SO
OR
IR
SI
SO
OR
IR
SI
SO
OR
IR
SI
SO
OR
IR
SI
SO
OR
NOTES:
1. When the memory is empty, the last word will remain on the outputs until the Master Reset is strobed or a new data word falls through to the output.
However, OR will remain LOW, indicating data at the output is not valid.
2. When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and stays
LOW until the new data has appeared on the outputs. Anytime OR is HIGH, there is valid stable data on the outputs.
3. If SO is held HIGH while the memory is empty and a word is written into the input, that word will appear at the output after a fall-through time. OR will
go HIGH for one internal cycle (at least t
ORL
) and then go back LOW again. The stored word will remain on the outputs. If more words are written
into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW.
4. When the Master Reset is brought Low, the outputs are cleared to LOW, IR goes HIGH and OR goes LOW. If SI is HIGH when the Master Reset
goes HIGH, the data on the inputs will be written into the memory and IR will return to the LOW state until SI is brought LOW. If SI is LOW when the
Master Reset is ended, IR will go HIGH, but the data in the inputs will not enter the memory until SI goes HIGH.
5. FIFOs are expandable on depth and width. However, in forming wider words, two external gates are required to generate composite Input and
Output Ready flags. This is due to the variation of delays of the FIFOs.
Figure 11. 192 x 12 Depth and Width Expansion
APPLICATIONS
2747 drw 15
D
0
D
1
D
2
D
3
IR
SI
Q
0
Q
1
Q
2
Q
3
SO
OR
MR
D
0
D
1
D
2
D
3
IR
SI
Q
0
Q
1
Q
2
Q
3
SO
OR
MR
SHIFT IN
INPUT READY
DATA IN
MR
OUTPUT READY
SHIFT OUT
DATA OUT
NOTE:
1. FIFOs can be easily cascaded to any desired path. The handshaking and associated timing between the FIFOs are handled by the inherent timing of
the devices.
Figure 10. 128 x 4 Depth Expansion
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72403L10PB | CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT |
| IDT72403L10SO | Current-Mode PWM Controller 8-PDIP 0 to 70 |
| IDT72403L10SOB | Current-Mode PWM Controller 8-PDIP 0 to 70 |
| IDT72403L15D | High-Performance Current-Mode PWM Controller 14-SOIC 0 to 70 |
| IDT72403L15DB | High-Performance Current-Mode PWM Controller 8-SOIC 0 to 70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72403L10SO | 功能描述:IC FIFO PAR 64X4 10NS 16-SOIC RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:80 系列:7200 功能:同步 存儲容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT72403L10SO8 | 功能描述:IC FIFO PAR 64X4 10NS 16-SOIC RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:80 系列:7200 功能:同步 存儲容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT72403L15P | 功能描述:IC FIFO PAR 64X4 15NS 16-DIP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:80 系列:7200 功能:同步 存儲容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT72403L15SO | 功能描述:IC FIFO PAR 64X4 15NS 16-SOIC RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:80 系列:7200 功能:同步 存儲容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT72403L15SO8 | 功能描述:IC FIFO PAR 64X4 15NS 16-SOIC RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:80 系列:7200 功能:同步 存儲容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
發(fā)布緊急采購，3分鐘左右您將得到回復。