參數(shù)資料
型號： IDT72404L10D
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： DRAM
英文描述： PT 39C 2#16 37#20 PIN RECP
中文描述： 64 X 5 OTHER FIFO, 55 ns, CDIP18
封裝： 0.300 INCH, CERDIP-18
文件頁數(shù)： 3/9頁
文件大小： 95K
代理商： IDT72404L10D
IDT72401, IDT72402, IDT72403, IDT72404
CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT
MILITARY AND COMMERCIAL TEMPERATURE RANGES
5.01
3
OPERATING CONDITIONS
(Commercial: V
CC
= 5.0V
±
10%, T
A
= 0
°
C to +70
°
C; Military: V
CC
= 5.0V
±
10%, T
A
= –55
°
C to +125
°
C)
Commercial
IDT72401L45
IDT72402L45
IDT72403L45
IDT72404L45
Min.
Military and Commercial
IDT72401L25
IDT72402L25
IDT72403L25
IDT72404L25
Min.
Max.
IDT72401L35
IDT72402L35
IDT72403L35
IDT72404L35
Min.
IDT72401L15
IDT72402L15
IDT72403L15
IDT72404L15
Min.
IDT72401L10
IDT72402L10
IDT72403L10
IDT72404L10
Min.
Symbol
t
SIH
(1)
Parameters
FIgure
Max.
Max.
Max.
Max.
Unit
Shift in HIGH Time
2
9
—
9
—
11
—
11
—
11
—
ns
t
SIL
Shift in LOW TIme
2
11
—
17
—
24
—
25
—
30
—
ns
t
IDS
Input Data Set-up
2
0
—
0
—
0
—
0
—
0
—
ns
t
IDH
t
SOH
(1)
Input Data Hold Time
2
13
—
15
—
20
—
30
—
40
—
ns
Shift Out HIGH Time
5
9
—
9
—
11
—
11
—
11
—
ns
t
SOL
Shift Out LOW Time
5
11
—
17
—
24
—
25
—
25
—
ns
t
MRW
Master Reset Pulse
8
20
—
25
—
25
—
25
—
30
—
ns
t
MRS
Master Reset Pulse to SI
8
10
—
10
—
10
—
25
—
35
—
ns
t
SIR
Data Set-up to IR
4
3
—
3
—
5
—
5
—
5
—
ns
t
HIR
t
SOR
(4)
Data Hold from IR
4
13
—
15
—
20
—
30
—
30
—
ns
Data Set-up to OR HIGH
7
0
—
0
—
0
—
0
—
0
—
ns
2747 tbl 05
AC ELECTRICAL CHARACTERISTICS
(Commercial: V
CC
= 5.0V
±
10%, T
A
= 0
°
C to +70
°
C; Military: V
CC
= 5.0V
±
10%, T
A
= –55
°
C to +125
°
C)
Commercial
IDT72401L45
IDT72402L45
IDT72403L45
IDT72404L45
Min.
—
Military and Commercial
IDT72401L25
IDT72402L25
IDT72403L25
IDT72404L25
Min.
Max.
—
25
IDT72401L35
IDT72402L35
IDT72403L35
IDT72404L35
Min.
—
IDT72401L15
IDT72402L15
IDT72403L15
IDT72404L15
Min.
—
IDT72401L10
IDT72402L10
IDT72403L10
IDT72404L10
Min.
—
Symbol
t
IN
t
IRL
(1)
t
IRH
(1)
Parameters
FIgure
2
Max.
45
Max.
35
Max.
15
Max.
10
Unit
MHz
Shift In Rate
Shift In to Input Ready LOW
2
—
18
—
18
—
21
—
35
—
40
ns
Shift In to Input Ready HIGH
2
—
18
—
20
—
28
—
40
—
45
ns
t
OUT
t
ORL
(1)
t
ORH
(1)
Shift Out Rate
5
—
45
—
35
—
25
—
15
—
10
MHz
Shift Out to Output Ready LOW
5
—
18
—
18
—
19
—
35
—
40
ns
Shift Out to Output Ready HIGH
5
—
19
—
20
—
34
—
40
—
55
ns
t
ODH
Output Data Hold (Previous Word)
5
5
—
5
—
5
—
5
—
5
—
ns
t
ODS
Output Data Shift (Next Word)
5
—
19
—
20
—
34
—
40
—
55
ns
t
PT
Data Throughput or "Fall-Through"
4, 7
—
30
—
34
—
40
—
65
—
65
ns
t
MRORL
Master Reset to OR LOW
8
—
25
—
28
—
35
—
35
—
40
ns
t
MRIRH
Master Reset to IR HIGH
8
—
25
—
28
—
35
—
35
—
40
ns
t
MRQ
t
OOE
(3)
t
HZOE
(3,4)
t
IPH
(2,4)
t
OPH
(2,4)
Master Reset to Data Output LOW
8
—
20
—
20
—
25
—
35
—
40
ns
Output Valid from OE LOW
9
—
12
—
15
—
20
—
30
—
35
ns
Output High-Z from OE HIGH
9
—
12
—
12
—
15
—
25
—
30
ns
Input Ready Pulse HIGH
4
9
—
9
—
11
—
11
—
11
—
ns
Ouput Ready Pulse HIGH
7
9
—
9
—
11
—
11
—
11
—
ns
NOTES:
1. Since the FIFO is a very high-speed device, care must be excercised in the design of the hardware and timing utilized within the design. Device grounding
and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor
supply decoupling and grounding. A monolithic ceramic capacitor of 0.1
μ
F directly between V
CC
and GND with very short lead length is recommended.
2. This parameter applies to FIFOs communicating with each other in a cascaded mode. IDT FIFOs are guaranteed to cascade with other IDT FIFOs of
like speed grades.
3. IDT72403 and IDT72404 only.
4. Guaranteed by design but not currently tested.
2747 tbl 06
相關(guān)PDF資料
PDF描述
IDT72404L10DB Circular Connector; No. of Contacts:39; Series:; Body Material:Aluminum; Connecting Termination:Solder; Connector Shell Size:20; Circular Contact Gender:Pin; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:20-39
IDT72404L10P Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT02; Number of Contacts:39; Connector Shell Size:20; Connecting Termination:Solder; Circular Shell Style:Box Mount Receptacle
IDT72404L10PB CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT
IDT72404L10SO PT02E SERIES (MS3112) ENVIRONMENTAL-RESISTING BOX MOUNT RECEPTACLES, STRAIGHT BODY STYLE, SOLDER TERMINATION, 20 SHELL SIZE, 20-41 INSERT ARRANGEMENT, RECEPTACLE GENDER, 41 CONTACTS
IDT72404L10SOB Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT02; No. of Contacts:41; Connector Shell Size:20; Connecting Termination:Solder; Circular Shell Style:Box Mount Receptacle
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72404L10P 制造商: 功能描述: 制造商:Integrated Device Technology Inc 功能描述: 制造商:undefined 功能描述:
IDT72413L25P 功能描述:IC FIFO PAR W/FLAGS 32KB 20DIP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF
IDT72413L25SO 功能描述:IC FIFO PAR W/FLAGS 32KB 20SOIC RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF
IDT72413L25SO8 功能描述:IC FIFO PAR W/FLAGS 32KB 20SOIC RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF
IDT72413L25SOG 功能描述:IC FIFO PAR W/FLAGS 32KB 20SOIC RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*