參數(shù)資料
型號: IDT72511L40JB
廠商: Integrated Device Technology, Inc.
英文描述: PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
中文描述: 雙向并行FIFO的512 × 18
文件頁數(shù): 10/28頁
文件大小: 434K
代理商: IDT72511L40JB
5.32
10
IDT72511/IDT72521
BIDIRECTIONAL FIRST-IN FIRST-OUT MEMORY
MILITARY AND COMMERCIAL TEMPERATURE RANGES
CONFIGURATION REGISTER FORMATS
2668 tbl 11
Table 9. Configuration Register 4 Internal Flag Assignments to
External Flag Pins
Assignment
Code
0000
Internal Flag Assigned to Flag Pin
A
B
Empty
A
B
Almost-Empty
A
B
Full
A
B
Almost-Full
B
A
Empty
B
A
Almost-Empty
B
A
Full
B
A
Almost-Full
A
B Empty
A
B Almost-Empty
A
B Full
A
B Almost-Full
B
A Empty
B
A Almost-Empty
B
A Full
B
A Almost-Full
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
EXTERNAL FLAG ASSIGNMENT CODES
Programmable Flags
The IDT BiFIFO has eight internal flags. Associated with
each FIFO memory array are four internal flags, Empty,
Almost-Empty, Almost-Full and Full, for the total of eight
internal flags. The Almost-Empty and Almost-Full offsets can
be set to any depth through the Configuration Registers 0-3
(see Table 8). The flags are asserted at the depths shown in
Table 11. After a hardware reset or a software Reset All, the
almost flag offsets are set to
0
. Even though the offsets are
equivalent, the Empty and Almost-Empty flags have different
timing which means that the flags are not coincident. Similarly,
the Full and Almost-Full flags are not coincident after reset
because of timing.
These eight internal flags can be assigned to any of four
external flag pins (FLG
A
-FLG
D
) through Configuration Regis-
ter 4 (see Table 9). For the specific flag timings, see Figures
20-23.
The current state of all eight flags is available in the Status
Register.
Config. Reg. 0
Config. Reg. 1
Config. Reg. 2
Config. Reg. 3
Config. Reg. 4
Config. Reg. 5
Config. Reg. 6
Config. Reg. 7
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
A
B FIFO Almost Empty Flag Offset
A
B FIFO Almost Full Flag Offset
B
A FIFO Almost Empty Flag Offset
B
A FIFO Almost Full Flag Offset
Flag D Pin Assignment
Flag C Pin Assignment
Flag B Pin Assignment
Flag A Pin Assignment
General Control
I/O Data
I/O Direction Control
15
15
15
15
15
15
15
15
10
10
10
10
9
9
9
9
12
11
8
7
4
3
0
0
0
0
0
0
0
0
2668 drw 02
NOTE:
1. Bit 9 of Configuration Registers 0-3 must be set to 0 on the IDT72511.
Table 8. The BiFIFO Configuration Register Formats
相關PDF資料
PDF描述
IDT72511L50G PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
IDT72511L50GB PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
IDT72511L50J PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
IDT72511L50JB PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
IDT72521 PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
相關代理商/技術參數(shù)
參數(shù)描述
IDT72605L20J 功能描述:IC FIFO BI SYNC 256X18 68-PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應商設備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72605L20J8 功能描述:IC FIFO BI SYNC 256X18 68-PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應商設備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT72605L20PF 功能描述:IC FIFO BI SYNC 256X18 64-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應商設備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72605L20PF8 功能描述:IC FIFO BI SYNC 256X18 64-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應商設備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT72605L25J 功能描述:IC FIFO BI SYNC 256X18 68-PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應商設備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF