- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10031 > IDT72831L10TF8 (IDT, Integrated Device Technology Inc)IC FIFO SYNC DUAL 2048X9 64QFP PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT72831L10TF8 |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 10/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC FIFO SYNC DUAL 2048X9 64QFP |
| 標(biāo)準(zhǔn)包裝： | 1,250 |
| 系列： | 7200 |
| 功能： | 同步 |
| 存儲(chǔ)容量： | 18.4K（2K x 9） |
| 數(shù)據(jù)速率： | 100MHz |
| 訪問(wèn)時(shí)間： | 10ns |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-TQFP（10x10） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 72831L10TF8 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
3
IDT72801/728211/72821/72831/72841/72851 DUAL CMOS SyncFIFOTM
DUAL 256 x 9, DUAL 512 x 9, DUAL 1K x 9, DUAL 2K x 9, DUAL 4K x 9, DUAL 8K x 9
COMMERCIAL AND INDUSTRIAL
TEMPERATURERANGES
MARCH 2013
Symbol
Name
I/O
Description
DA0-DA8
ADataInputs
I
9-bit data inputs to RAM array A.
DB0-DB8
BDataInputs
I
9-bit data inputs to RAM array B.
RSA
, RSB
Reset
I
When RSA (RSB) is set LOW, the associated internal read and write pointers of array A (B) are set to
the first location; FFA (FFB) and PAFA (PAFB) go HIGH, and PAEA (PAEB) and EFA (EFB) go
LOW. After power-up, a reset of both FIFOs A and B is required before an initial Write.
WCLKA
WriteClock
I
Data is written into the FIFO A (B) on a LOW-to-HIGH transition of WCLKA (WCLKB) when the write
WCLKB
enable(s) are asserted.
WENA1
WriteEnable1
I
If FIFO A (B) is configured to have programmable flags, WENA1 (WENB1) is the only Write
WENB1
Enable pin that can be used. When WENA1 (WENB1) is LOW, data A (B) is written into the FIFO
on every LOW-to-HIGH transition WCLKA (WCLKB). If the FIFO is configured to have two write enables,
WENA1
(WENB1) must be LOW and WENA2 (WENB2) must be HIGH to write data into the FIFO. Data
will not be written into the FIFO if FFA (FFB) is LOW.
WENA2/LDA
WriteEnable2/
I
FIFO A (B) is configured at reset to have either two write enables or programmable flags. If LDA (LDB)
WENB2/LDB
Load
is HIGH at reset, this pin operates as a second write enable. If WENA2/LDA (WENB2/LDB) is LOW
at reset this pin operates as a control to load and read the programmable flag offsets for its respective array.
If the FIFO is configured to have two write enables, WENA1 (WENB1) must be LOW
and WENA2 (WENB2) must be HIGH to write data into FIFO A (B). Data will not be written into FIFO A (B)
if FFA (FFB) is LOW. If the FIFO is configured to have programmable flags, LDA (LDB) is held LOW to write or
readtheprogrammableflagoffsets.
QA0-QA8
ADataOutputs
O
9-bit data outputs from RAM array A.
QB0-QB8
BDataOutputs
O
9-bit data outputs from RAM array B.
RCLKA
Read Clock
I
Data is read from FIFO A (B) on a LOW-to-HIGH transition of RCLKA (RCLKB) when RENA1
RCLKB
(RENB1) and RENA2 (RENB2) are asserted.
RENA1
Read Enable 1
I
When RENA1 (RENB1) and RENA2 (RENB2) are LOW, data is read from FIFO A (B) on every
RENB1
LOW-to-HIGH transition of RCLKA (RCLKB). Data will not be read from Array A (B) if EFA (EFB) is LOW.
RENA2
Read Enable 2
I
When RENA1 (RENB1) and RENA2 (RENB2) are LOW, data is read from the FIFO A (B) on every
RENB2
LOW-to-HIGH transition of RCLKA (RCLKB). Data will not be read from array A (B) if the EFA(EFB) is LOW.
OEA
OutputEnable
I
When OEA (OEB) is LOW, outputs DA0-DA8 (DB0-DB8) are active. If OEA (OEB) is HIGH, the
OEB
outputs DA0-DA8 (DB0-DB8) will be in a high-impedance state.
EFA
EmptyFlag
O
When EFA (EFB) is LOW, FIFO A (B) is empty and further data reads from the output are inhibited.
EFB
When EFA (EFB) is HIGH, FIFO A (B) is not empty. EFA (EFB) is synchronized to RCLKA (RCLKB).
PAEA
Programmable
O
When PAEA (PAEB) is LOW, FIFO A (B) is almost-empty based on the offset programmed into the
PAEB
Almost-Empty
appropriate offset register. The default offset at reset is Empty+7. PAEA(PAEB) is synchronized to
Flag
RCLKA (RCLKB).
PAFA
Programmable
O
When PAFA(PAFB) is LOW, FIFO A (B) is almost-full based on the offset programmed into the appropriate
PAFB
Almost-FullFlag
offset register. The default offset at reset is Full-7. PAFA(PAFB) is synchronized to WCLKA (WCLKB).
FFA
Full Flag
O
When FFA (FFB) is LOW, FIFO A (B) is full and further data writes into the input are inhibited.
FFB
When FFA (FFB) is HIGH, FIFO A (B) is not full. FFA (FFB) is synchronized to WCLKA (WCLKB).
VCC
Power
+5V power supply pin.
GND
Ground
0V ground pin.
PIN DESCRIPTIONS
The IDT72801/72811/72821/72831/72841/72851s two FIFOs, referred
to as FIFO A and FIFO B, are identical in every respect. The following
description defines the input and output signals for FIFO A. The correspond-
ing signal names for FIFO B are provided in parentheses.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D38999/20FG41PE | CONN RCPT 41POS WALL MNT W/PINS |
| MS27484T20B16P | CONN PLUG 16POS STRAIGHT W/PINS |
| D38999/20WG41PC | CONN RCPT 41POS WALL MNT W/PINS |
| IDT72V811L15PFI8 | IC FIFO SYNC 512X9 15NS 64QFP |
| MS27656E21B39P | CONN RCPT 39POS WALL MNT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72831L15PF | 功能描述:IC FIFO SYNC DUAL 2048X9 64-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72831L15PF8 | 功能描述:IC FIFO SYNC DUAL 2048X9 64-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72831L15PFI | 功能描述:IC FIFO SYNC DUAL 2048X9 64-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72831L15PFI8 | 功能描述:IC FIFO SYNC DUAL 2048X9 64-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72831L15TF | 功能描述:IC FIFO SYNC DUAL 2048X9 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。