SUPERSYNC FIFOTM
參數(shù)資料
型號(hào): IDT72V2101L15PFI8
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 26/27頁(yè)
文件大?。?/td> 0K
描述: IC FIFO SS 131X18 15NS 64QFP
標(biāo)準(zhǔn)包裝: 750
系列: 72V
功能: 同步
存儲(chǔ)容量: 2.3K(131 x 18)
數(shù)據(jù)速率: 67MHz
訪問(wèn)時(shí)間: 15ns
電源電壓: 3.15 V ~ 3.45 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-TQFP(14x14)
包裝: 帶卷 (TR)
其它名稱(chēng): 72V2101L15PFI8
8
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS
SUPERSYNC FIFOTM 262,144 x 9, 524,288 x 9
Number of
Words in
FIFO
0
1 to n (1)
0
1 to n (1)
(n+1) to 131,072
131,073 to (262,144-(m+1))
(262,144-m) (2) to 262,143
262,144
TABLE II
STATUS FLAGS FOR FWFT MODE
IDT72V2101
IDT72V2111
FF
PAF HF
PAE EF
HH
HL
L
HH
HL
H
HH
H
HH
L
H
HL
L
H
LL
LH
H
TABLE I
STATUS FLAGS FOR IDT STANDARD MODE
4669 drw 05
0
1 to n+1(1)
0
1 to n+1(1)
(n+2) to 262,145
262,146 to (524,289-(m+1))
(524,289-m)
(2)
to 524,288
524,289
IR
PAF HF PAE OR
LH
H
L
H
LH
H
L
H
HHL
LH
L
H
L
LLL
H
L
HL
L
H
L
IDT72V2101
IDT72V2111
Number of
Words in
FIFO
(n+1) to 262,144
262,145 to (524,288-(m+1))
(524,288-m) (2) to 524,287
524,288
(n+2) to 131,073
131,074 to (262,145-(m+1))
(262,145-m)
(2)
to 262,144
262,145
NOTES:
1. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n = 1,023 when serial offset loading is selected.
2. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or m = 1,023 when serial offset loading is selected.
NOTES:
1. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n = 1,023 when serial offset loading is selected.
2. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or m = 1,023 when serial offset loading is selected.
PROGRAMMING FLAG OFFSETS
FullandEmptyFlagoffsetvaluesareuserprogrammable.TheIDT72V2101/
72V2111hasinternalregistersfortheseoffsets.Defaultsettingsarestatedinthe
footnotesofTable1andTable2.OffsetvaluescanbeprogrammedintotheFIFO
inoneoftwoways;serialorparallelloadingmethod.Theselectionoftheloading
method is done using the
LD(Load)pin.DuringMasterReset,thestateofthe
LD input determines whether serial or parallel flag offset programming is
enabled. A HIGH on
LD during Master Reset selects serial loading of offset
valuesandinaddition,setsadefault
PAEoffsetvalueof3FFH(athreshold1,023
words from the empty boundary), and a default
PAF offset value of 3FFH (a
threshold 1,023 words from the full boundary). A LOW on
LD during Master
Resetselectsparallelloadingofoffsetvalues,andinaddition,setsadefault
PAE
offset value of 07FH (a threshold 127 words from the empty boundary), and
a default
PAF offset value of 07FH (a threshold 127 words from the full
boundary). See Figure 3, Offset Register Location and Default Values.
In addition to loading offset values into the FIFO, it also possible to read the
current offset values. It is only possible to read offset values via parallel read.
Figure 4, Programmable Flag Offset Programming Sequence, summa-
rizes the control pins and sequence for both serial and parallel programming
modes. For a more detailed description, see discussion that follows.
The offset registers may be programmed (and reprogrammed) any time
after Master Reset, regardless of whether serial or parallel programming
has been selected.
相關(guān)PDF資料
PDF描述
MS3100E22-15S CONN RCPT 6POS WALL MNT W/SCKT
IDT72V2101L10PF8 IC FIFO SS 131X18 10NS 64QFP
MS27466T17F26PA CONN RCPT 26POS WALL MT W/PINS
IDT723666L12PF8 IC FIFO SYNC 8192X36 128QFP
VE-21D-CU-B1 CONVERTER MOD DC/DC 85V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72V2101L20PF 功能描述:IC FIFO SS 131X18 20NS 64QFP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72V2101L20PF8 功能描述:IC FIFO SS 131X18 20NS 64QFP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72V2103L10PF 功能描述:IC FIFO SUPERSYNCII 10NS 80-TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72V2103L10PF8 功能描述:IC FIFO SUPERSYNCII 10NS 80-TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72V2103L10PFI 功能描述:IC FIFO SUPERSYNCII 10NS 80-TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433