IDT72V223/233/243/253/263/273/283/293 3.3V HIGH DENSITY SUPERSYNC II
參數(shù)資料
型號(hào)： IDT72V253L7-5PFGI8
廠(chǎng)商： IDT, Integrated Device Technology Inc
文件頁(yè)數(shù)： 10/45頁(yè)
文件大?。?/td> 0K
描述： IC FIFO 4096X18 7-5NS 80QFP
標(biāo)準(zhǔn)包裝： 750
系列： 72V
功能： 異步，同步
存儲(chǔ)容量： 72K（4K x 18）
數(shù)據(jù)速率： 133MHz
訪(fǎng)問(wèn)時(shí)間： 5ns
電源電壓： 3.15 V ~ 3.45 V
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 80-LQFP
供應(yīng)商設(shè)備封裝： 80-TQFP（14x14）
包裝： 帶卷 (TR)
其它名稱(chēng)： 72V253L7-5PFGI8
18
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V223/233/243/253/263/273/283/293 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
512 x 18, 1K x 9/18, 2K x 9/18, 4K x 9/18, 8K x 9/18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9
FEBRUARY 11, 2009
It is permissible to interrupt the offset register read sequence with reads or
writes to the FIFO. The interruption is accomplished by deasserting
REN,LD,
or both together. When
REN and LD are restored to a LOW level, reading of
theoffsetregisterscontinueswhereitleftoff.Itshouldbenoted,andcareshould
be taken from the fact that when a parallel read of the flag offsets is performed,
the data word that was present on the output lines Qn will be overwritten.
Parallel reading of the offset registers is always permitted regardless of
which timing mode (IDT Standard or FWFT modes) has been selected.
RETRANSMIT OPERATION
The Retransmit operation allows data that has already been read to be
accessed again. There are 2 modes of Retransmit operation, normal latency
and zero latency. There are two stages to Retransmit: first, a setup procedure
that resets the read pointer to the first location of memory, then the actual
retransmit, which consists of reading out the memory contents, starting at the
beginning of memory.
Retransmitsetupisinitiatedbyholding
RTLOWduringarisingRCLKedge.
RENandWEN mustbeHIGHbeforebringingRTLOW.Whenzerolatencyis
utilized,
REN doesnotneedtobeHIGHbeforebringingRTLOW. Atleasttwo
words, but no more than D - 2 words should have been written into the FIFO,
and read from the FIFO, between Reset (Master or Partial) and the time of
Retransmit setup. If x18 Input or x18 Output bus Width is selected, D = 512 for
the IDT72V223, 1,024 for the IDT72V233, 2,048 for the IDT72V243, 4,096 for
the IDT72V253, 8,192 for the IDT72V263, 16,384 for the IDT72V273, 32,768
fortheIDT72V283and65,536fortheIDT72V293.Ifbothx9Inputandx9Output
bus Widths are selected, D = 1,024 for the IDT72V223, 2,048 for the
IDT72V233, 4,096 for the IDT72V243, 8,192 for the IDT72V253, 16,384 for
the IDT72V263, 32,768 for the IDT72V273, 65,536 for the IDT72V283 and
131,072fortheIDT72V293.InFWFTmode,ifx18Inputorx18OutputbusWidth
is selected, D = 513 for the IDT72V223, 1,025 for the IDT72V233, 2,049 for
the IDT72V243, 4,097 for the IDT72V253, 8,193 for the IDT72V263, 16,385
for the IDT72V273, 32,769 for the IDT72V283 and 65,537 for the IDT72V293.
If both x9 Input and x9 Output bus Widths are selected, D = 1,025 for the
IDT72V223, 2,049 for the IDT72V233, 4,097 for the IDT72V243, 8,193 for the
IDT72V253, 16,385 for the IDT72V263, 32,769 for the IDT72V273, 65,537 for
the IDT72V283 and 131,073 for the IDT72V293.
If IDT Standard mode is selected, the FIFO will mark the beginning of the
Retransmitsetupbysetting
EFLOW.Thechangeinlevelwillonlybenoticeable
if
EF was HIGH before setup. During this period, the internal read pointer is
initialized to the first location of the RAM array.
When
EF goes HIGH, Retransmit setup is complete and read operations
may begin starting with the first location in memory. Since IDT Standard mode
is selected, every word read including the first word following Retransmit setup
requires a LOW on
REN to enable the rising edge of RCLK. See Figure 11,
Retransmit Timing (IDT Standard Mode), for the relevant timing diagram.
IfFWFTmodeisselected,theFIFOwillmarkthebeginningoftheRetransmit
setup by setting
OR HIGH. During this period, the internal read pointer is set
to the first location of the RAM array.
When
ORgoesLOW,Retransmitsetupiscomplete;atthesametime,the
contentsofthefirstlocationappearontheoutputs.SinceFWFTmodeisselected,
the first word appears on the outputs, no LOW on
RENisnecessary.Reading
all subsequent words requires a LOW on
REN to enable the rising edge of
RCLK.SeeFigure12,RetransmitTiming(FWFTMode),fortherelevanttiming
diagram.
ForeitherIDTStandardmodeorFWFTmode,updatingofthe
PAE,HFand
PAF flags begin with the rising edge of RCLK that the RT is setup on. PAE is
synchronizedtoRCLK,thusonthesecondrisingedgeofRCLKafter
RTissetup,
the
PAEflagwillbeupdated.HFisasynchronous,thustherisingedgeofRCLK
that
RTissetupwillupdateHF.PAFissynchronizedtoWCLK,thusthesecond
rising edge of WCLK that occurs tSKEW after the rising edge of RCLK that
RT
is setup will update
PAF. RT is synchronized to RCLK.
TheRetransmitfunctionhastheoptionof2modesofoperation,either"normal
latency" or "zero latency". Figure 11 and Figure 12 mentioned previously,
relate to "normal latency". Figure 13 and Figure 14 show "zero latency"
retransmitoperation.Zerolatencybasicallymeansthatthefirstdatawordtobe
retransmitted,isplacedontotheoutputregisterwithrespecttotheRCLKpulse
thatinitiatedtheretransmit.
相關(guān)PDF資料
PDF描述
MS3101F24-22P CONN RCPT 4POS FREE HNG W/PINS
MS27656T23B53P CONN RCPT 53POS WALL MNT W/PINS
IDT72V821L10PF8 IC FIFO SYNC 512X9X2 10NS 64QFP
MS3102A28-10P CONN RCPT 7POS BOX MNT W/PINS
VI-J6H-MW-B1 CONVERTER MOD DC/DC 52V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72V253L7-5PFI 功能描述:IC FIFO 4096X18 7-5NS 80QFP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪(fǎng)問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤(pán) 其它名稱(chēng):72271LA10PF
IDT72V255LA10PF 功能描述:IC FIFO SS 8192X18 10NS 64-TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪(fǎng)問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤(pán) 其它名稱(chēng):72271LA10PF
IDT72V255LA10PF8 功能描述:IC FIFO SS 8192X18 10NS 64-TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪(fǎng)問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤(pán) 其它名稱(chēng):72271LA10PF
IDT72V255LA10PFG 功能描述:IC FIFO SS 8192X18 10NS 64-TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪(fǎng)問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤(pán) 其它名稱(chēng):72271LA10PF
IDT72V255LA10PFG8 功能描述:IC FIFO SS 8192X18 10NS 64-TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪(fǎng)問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤(pán) 其它名稱(chēng):72271LA10PF
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*