IDT72V223/233/243/253/263/273/283/293 3.3V HIGH DENSITY SUPERSYNC II
參數(shù)資料
型號: IDT72V293L7-5BCI
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 21/45頁
文件大?。?/td> 0K
描述: IC FIFO 65536X18 7-5NS 100BGA
標(biāo)準(zhǔn)包裝: 1
系列: 72V
功能: 同步
存儲容量: 1.1M(65K x 18)
數(shù)據(jù)速率: 166MHz
訪問時(shí)間: 5ns
電源電壓: 3.15 V ~ 3.45 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 100-LBGA
供應(yīng)商設(shè)備封裝: 100-CABGA(11x11)
包裝: 托盤
其它名稱: 72V293L7-5BCI
28
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V223/233/243/253/263/273/283/293 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
512 x 18, 1K x 9/18, 2K x 9/18, 4K x 9/18, 8K x 9/18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9
FEBRUARY 11, 2009
Figure
10.
Read
Timing
(First
Word
Fall
Through
Mode)
WCLK
12
WEN
D
0
-
D
17
RCLK
tENS
REN
Q
0
-Q
17
PAF
HF
PAE
IR
OR
W
1
W
1
W
2
W
3
W
m+2
W
[m+3]
tOHZ
tSKEW1
tENH
tDS
tDH
tOE
tA
tPAFS
tWFF
tENS
OE
tSKEW2
W
D
4666
drw13
tPAES
W
[D-n]
W
[D-n-1]
tA
tHF
tREF
W
[D-1]
W
D
tA
W
[D-n+1]
W
[m+4]
W
[D-n+2]
(1)
(2)
tENS
D-1
]
[
W
D-1
]
[
W
12
NOTES:
1.
t
SKEW1
is
the
minimum
time
between
a
rising
RCLK
edge
and
a
rising
WCLK
edge
to
guarantee
that
IR
will
go
LOW
after
one
WCLK
cycle
plus
t
WFF
.If
the
time
between
the
rising
edge
of
RCLK
and
the
rising
edge
of
WCLK
is
less
than
t
SKEW1
,then
the
IR
assertion
may
be
delayed
one
extra
WCLK
cycle.
2.
tSKEW2
is
the
minimum
time
between
a
rising
RCLK
edge
and
a
rising
WCLK
edge
to
guarantee
that
PAF
will
go
HIGH
after
one
WCLK
cycle
plus
t
PAFS
.If
the
time
between
the
rising
edge
of
RCLK
and
the
rising
edge
of
WCLK
is
less
than
t
SKEW2
,then
the
PAF
deassertion
may
be
delayed
one
extra
WCLK
cycle.
3.
LD
=
HIGH
4
.
n=
PAE
Offset,
m
=
PAF
offset
and
D
=
maximum
FIFO
depth.
5
.
Ifx18
Input
or
x18
Output
bus
Width
is
selected,
D
=
513
for
the
IDT72V223,
1,025
for
the
IDT72V233,
2,049
for
the
IDT72V243
,4,097
for
the
IDT72V253,
8,193
for
the
IDT72V263,
16,385
for
the
IDT72V273,
32,769
for
the
IDT72V283
and
65,537
for
the
IDT72V293.
Ifboth
x9
Input
and
x9
Output
bus
Widths
are
selected,
D
=
1,025
for
the
IDT72V223,
2,049
for
the
IDT72V233,
4,097
for
the
IDT
72V243,
8,193
for
the
IDT72V253,
16,385
for
the
IDT72V263,
32,769
for
the
IDT72V273,
65,537
for
the
IDT72V283
and
131,073
for
the
IDT72V293.
相關(guān)PDF資料
PDF描述
IDT72V36110L10PF IC FIFO SYNC 131KX36 10NS 128QFP
IDT72V3611L15PF IC FIFO SYNC 64X36 15NS 120-TQFP
IDT72V3612L12PFG IC FIFO 64X36X2 12NS 120QFP
IDT72V3613L12PF IC FIFO CLOCK 64X36 12NS 120TQFP
IDT72V3614L12PF IC FIFO 64X36X2 12NS 120QFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72V293L7-5PF 功能描述:IC FIFO SYNC II 3.3V 80-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:74ABT 功能:同步,雙端口 存儲容量:4.6K(64 x 36 x2) 數(shù)據(jù)速率:67MHz 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:120-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:120-HLQFP(14x14) 包裝:托盤 產(chǎn)品目錄頁面:1005 (CN2011-ZH PDF) 其它名稱:296-3984
IDT72V293L7-5PF8 功能描述:IC FIFO 65536X18 7-5NS 80QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72V293L7-5PFGI 功能描述:IC FIFO 65536X18 7-5NS 80QFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72V293L7-5PFI 功能描述:IC FIFO 65536X18 7-5NS 80QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72V295L10PF 功能描述:IC FIFO SUPERSYNCII 10NS 64-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433