- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9189 > IDT72V70180PF (IDT, Integrated Device Technology Inc)IC DGTL SW 128X128 3.3V 64-TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT72V70180PF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 8/13頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DGTL SW 128X128 3.3V 64-TQFP |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | 72V |
| 類型： | 多路復(fù)用器 |
| 電路： | 1 x 4:4 |
| 獨(dú)立電路： | 1 |
| 電壓電源： | 單電源 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-TQFP（14x14） |
| 包裝： | 托盤 |
| 其它名稱： | 72V70180PF |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
4
COMMERCIALTEMPERATURERANGE
IDT72V70180 3.3V TIME SLOT INTERCHANGE
DIGITAL SWITCH 128 x 128
FUNCTIONAL DESCRIPTION
The IDT72V70180 is capable of switching 128 x 128, 64 Kbit/s PCM or N
x64Kbit/schanneldata.Thedevicemaintainsframeintegrityindataapplications
and minimum throughput delay for voice applications on a per channel basis.
The serial input streams of the IDT72V70180 can have a bit rate of
2.048Mb/sandarearrangedin125
swideframes,whichcontain32channels
respectively. The data rates on input and output streams are identical.
In Processor Mode, the microprocessor can access input and output time-
slotsonaperchannelbasisallowingfortransferofcontrolandstatusinformation.
The IDT72V70180 automatically identifies the polarity of the frame synchroni-
zation input signal and configures the serial streams to either ST-BUS or GCI
formats.
With the variety of different microprocessor interfaces, IDT72V70180 has
provided an Input Mode pin (IM) to help integrate the device into different
microprocessor based environments: Non-multiplexed or Multiplexed. These
interfacesprovidecompatibilitywithmultiplexedandMotorolanon-multiplexed
buses. Thedevicecanalsoresolvedifferentcontrolsignalseliminatingtheuse
of glue logic necessary to convert the signals (R/
W/WR, DS/RD, AS/ALE).
Theframeoffsetcalibrationfunctionallowsuserstomeasuretheframeoffset
delay using a frame evaluation pin (FE). The input offset delay can be
programmedforindividualstreamsusinginternalframeinputoffsetregisters,see
Table 8.
The internal loopback allows the TX output data to be looped around to the
RX inputs for diagnostic purposes.
A functional Block Diagram of the IDT72V70180 is shown in Figure 1.
DATA AND CONNECTION MEMORY
The received serial data is converted to parallel format by internal serial-
to-parallel converters and stored sequentially in the data memory. The 8KHz
input frame pulse (
F0i) is used to generate channel and frame boundaries of
the input serial data. Depending on the interface mode select (IMS) register,
the usable data memory may be as large as 128 bytes.
Data to be output on the serial streams (TX0-3) may come from either the
data memory or connection memory. For data output from data memory
(connection mode), addresses in the connection memory are used. For data
tobeoutputfromconnectionmemory,theconnectionmemorycontrolbitsmust
set the particular TX output in Processor Mode. One time-slot before the data
is to be output, data from either connection memory or data memory is read
internally. This allows enough time for memory access and parallel-to-serial
conversion.
CONNECTION AND PROCESSOR MODES
IntheConnectionMode,theaddressesoftheinputsourcedataforalloutput
channels are stored in the connection memory. The connection memory is
mapped in such a way that each location corresponds to an output channel on
theoutputstreams.Fordetailsontheuseofthesourceaddressdata(CABand
SAB bits), see Table 10. Once the source address bits are programmed by the
microprocessor, the contents of the data memory at the selected address are
transferredtotheparallel-to-serialconvertersandthenontoaTXoutputstream.
By having the each location in the connection memory specify an input
channel, multiple outputs can specify the same input address. This can be a
powerful tool used for broadcasting data.
In Processor Mode, the microprocessor writes data to the connection
memory. Each location in the connection memory corresponds to a particular
outputstreamandchannelnumberandistransferreddirectlytotheparallel-to-
serial converter one time-slot before it is to be output. This data will be output
ontheTXstreamsineveryframeuntilthedataischangedbythemicroprocessor.
As the IDT72V70180 can be used in a wide variety of applications, the
device also has memory locations to control the outputs based on operating
mode. Specifically,theIDT72V70180providesfiveper-channelcontrolbitsfor
the following functions: processor or connection mode, constant or variable
delay, enables/three-state the TX output drivers and enables/disable the
loopbackfunction.Inaddition,oneofthesebitsallowstheusertocontroltheCCO
output.
Ifanoutputchannelissettoahigh-impedancestatethroughtheconnection
memory, the TX output will be in a high-impedance state for the duration of that
channel. In addition to the per-channel control, all channels on the ST-BUS
outputscanbeplacedinahighimpedancestatebyeitherpullingtheODEinput
pin low or programming the Output Stand-By (OSB) bit in the interface mode
selection register. This action overrides the per-channel programming in the
connectionmemorybits.
The connection memory data can be accessed via the microprocessor
interface.Theaddressingofthedevicesinternalregisters,dataandconnection
memories is performed through the address input pins and the Memory Select
(MS) bit of the control register. For details on device addressing, see Software
Control and Control Register bits description (Table 3 and 5).
SERIAL DATA INTERFACE TIMING
The master clock frequency must always be twice the data rate. For serial
data rates of 2.048 Mb/s, the master clock (CLK) must be at 4.096 MHz. The
input and output stream data rates will always be identical.
The input 8 KHz frame pulse can be in either ST-BUS or GCI format. The
IDT72V70180 automatically detects the presence of an input frame pulse and
identifies it as either ST-BUS or GCI. In ST-BUS format, every second falling
edge of the master clock marks a bit boundary and the data is clocked in on the
rising edge of CLK, three quarters of the way into the bit cell, see Figure 7. In
GCIformat,everysecondrisingedgeofthemasterclockmarksthebitboundary
and data is clocked in on the falling edge of CLK at three quarters of the way
into the bit cell, see Figure 8.
INPUT FRAME OFFSET SELECTION
Inputframeoffsetselectionallowsthechannelalignmentofindividualinput
streamstobeoffsetwithrespecttotheoutputstreamchannelalignment(i.e.
F0i).
Although all input data comes in at the same speed, delays can be caused by
variable path serial backplanes and variable path lengths which may be
implemented in large centralized and distributed switching systems. Because
dataisoftendelayed,thisfeatureisusefulincompensatingfortheskewbetween
clocks.
Each input stream can have its own delay offset value by programming the
frameinputoffsetregisters(FOR).Themaximumallowableskewis+4.5master
clock(CLK)periodsforwardwithresolutionofclockperiod.Theoutputframe
offset cannot be offset or adjusted. See Figure 5, Table 8 and 9 for delay offset
programming.
SERIAL INPUT FRAME ALIGNMENT EVALUATION
The IDT72V70180 provides the frame evaluation (FE) input to determine
different data input delays with respect to the frame pulse
F0i.
A measurement cycle is started by setting the start frame evaluation (SFE)
bit low for at least one frame. When the SFE bit in the IMS register is changed
from low to high, the evaluation starts. Two frames later, the complete frame
evaluation (CFE) bit of the frame alignment register (FAR) changes from low
to high to signal that a valid offset measurement is ready to be read from bits 0
to 11 of the FAR register. The SFE bit must be set to zero before a new
measurementcyclestarted.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27473E20F2PA | CONN PLUG 65POS STRAIGHT W/PINS |
| X9401WV24IZ-2.7 | IC XDCP QUAD 64-TAP 10K 24-TSSOP |
| X9400YV24IZ-2.7 | IC XDCP QUAD 64-TAP 2.5K 24TSSOP |
| X9400WV24IZ-2.7 | IC XDCP QUAD 64-TAP 10K 24-TSSOP |
| MAX5160NEUA+T | IC POT DGTL LO PWR 32 TAP 8-UMAX |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72V70180PF8 | 功能描述:IC DGTL SW 128X128 3.3V 64-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - 信號(hào)開關(guān)，多路復(fù)用器，解碼器 系列:72V 標(biāo)準(zhǔn)包裝:48 系列:74VHC 類型:多路復(fù)用器 電路:4 x 2:1 獨(dú)立電路:1 輸出電流高，低:8mA，8mA 電壓電源:單電源 電源電壓:2 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件 |
| IDT72V70180PFG | 功能描述:IC DGTL SW 128X128 3.3V 64-TQFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 信號(hào)開關(guān)，多路復(fù)用器，解碼器 系列:72V 標(biāo)準(zhǔn)包裝:48 系列:74VHC 類型:多路復(fù)用器 電路:4 x 2:1 獨(dú)立電路:1 輸出電流高，低:8mA，8mA 電壓電源:單電源 電源電壓:2 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件 |
| IDT72V70180PFG8 | 功能描述:IC DGTL SW 128X128 3.3V 64-TQFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 信號(hào)開關(guān)，多路復(fù)用器，解碼器 系列:72V 標(biāo)準(zhǔn)包裝:48 系列:74VHC 類型:多路復(fù)用器 電路:4 x 2:1 獨(dú)立電路:1 輸出電流高，低:8mA，8mA 電壓電源:單電源 電源電壓:2 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件 |
| IDT72V70190PF | 功能描述:IC DGTL SW 256X256 3.3V 64-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - 信號(hào)開關(guān)，多路復(fù)用器，解碼器 系列:72V 標(biāo)準(zhǔn)包裝:48 系列:74VHC 類型:多路復(fù)用器 電路:4 x 2:1 獨(dú)立電路:1 輸出電流高，低:8mA，8mA 電壓電源:單電源 電源電壓:2 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件 |
| IDT72V70190PF8 | 功能描述:IC DGTL SW 256X256 3.3V 64-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - 信號(hào)開關(guān)，多路復(fù)用器，解碼器 系列:72V 標(biāo)準(zhǔn)包裝:48 系列:74VHC 類型:多路復(fù)用器 電路:4 x 2:1 獨(dú)立電路:1 輸出電流高，低:8mA，8mA 電壓電源:單電源 電源電壓:2 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。