- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9994 > IDT72V831L15TF (IDT, Integrated Device Technology Inc)IC SYNC FIFO 2048X9 15NS 64QFP PDF資料下載
參數(shù)資料
| 型號： | IDT72V831L15TF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 13/16頁 |
| 文件大小： | 0K |
| 描述： | IC SYNC FIFO 2048X9 15NS 64QFP |
| 標準包裝： | 80 |
| 系列： | 72V |
| 功能： | 異步 |
| 存儲容量： | 18.4K（2K x 9） |
| 數(shù)據(jù)速率： | 67MHz |
| 訪問時間： | 15ns |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應商設(shè)備封裝： | 64-TQFP（10x10） |
| 包裝： | 托盤 |
| 其它名稱： | 72V831L15TF |
6
IDT72V801/72V8211/72V821/72V831/72V841/72V851 3.3V DUAL CMOS SyncFIFOTM
DUAL 256 x 9, DUAL 512 x 9, DUAL 1K x 9, DUAL 2K x 9, DUAL 4K x 9, DUAL 8K x 9
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
OCTOBER 22, 2008
LDA
WENA1
WCLKA
OPERATION ON FIFO A
LDB
WENB1
WCLKB
OPERATION ON FIFO B
0
Empty Offset (LSB)
Empty Offset (MSB)
Full Offset (LSB)
Full Offset (MSB)
0
1
No Operation
1
0
Write Into FIFO
1
No Operation
Figure 2. Writing to Offset Registers for FIFOs A and B
When either of the two Read Enable,
RENA1, RENA2 (RENB1, RENB2)
associated with FIFO A (B) is HIGH, the output register holds the previous data
and no new data is allowed to be loaded into the register.
When all the data has been read from FIFO A (B), the Empty Flag,
EFA
(
EFB) will go LOW, inhibiting further read operations. Once a valid write
operation has been accomplished,
EFA (EFB) will go HIGH after tREF and a
valid read can begin. The Read Enables,
RENA1, RENA2(RENB1, RENB2)
are ignored when FIFO A (B) is empty.
Output Enable (
OEA, OEB) — When Output Enable, OEA (OEB) is
enabled(LOW),theparalleloutputbuffersofFIFOA(B)receivedatafromtheir
respective output register. When Output Enable,
OEA (OEB) is disabled
(HIGH), the QA (QB) output data bus is in a high-impedance state.
Write Enable 2/Load (WENA2/
LDA, WENB2/LDB) — This is a dual-
purpose pin. FIFO A (B) is configured at Reset to have programmable flags
or to have two write enables, which allows depth expansion. If WENA2/
LDA
(WENB2/
LDB) issetHIGHatReset,RSA=LOW(RSB=LOW),thispinoperates
as a second Write Enable pin.
If FIFO A (B) is configured to have two write enables, when Write Enable
1,
WENA1(WENB1)isLOWandWENA2/LDA(WENB2/LDB)isHIGH,datacan
beloadedintotheinputregisterandRAMarrayontheLOW-to-HIGHtransition
ofeveryWriteClock,WCLKA(WCLKB). Dataisstoredinthearraysequentially
and independently of any on-going read operation.
In this configuration, when
WENA1(WENB1)isHIGHand/orWENA2/LDA
(WENB2/
LDB) is LOW, the input register of Array A holds the previous data
and no new data is allowed to be loaded into the register.
To prevent data overflow, the Full Flag,
FFA(FFB) will go LOW, inhibiting
further write operations. Upon the completion of a valid read cycle,
FFA(FFB)
will go HIGH after tWFF, allowing a valid write to begin.
WENA1, (WENB1) and
WENA2/
LDA(WENB2/LDB) are ignored when the FIFO is full.
FIFO A (B) is configured to have programmable flags when the WENA2/
LDA(WENB2/LDB)issetLOWatReset,RSA = LOW(RSB = LOW). EachFIFO
SIGNAL DESCRIPTIONS
FIFO A and FIFO B are identical in every respect. The following description
explainstheinteractionofinputandoutputsignalsforFIFOA.Thecorrespond-
ing signal names for FIFO B are provided in parentheses.
INPUTS:
Data In (DA0 – DA8, DB0 – DB8) — DA0 - DA8 are the nine data inputs
for memory array A. DB0 - DB8 are the nine data inputs for memory array B.
CONTROLS:
Reset (
RSA,RSB)—ResetofFIFOA(B)isaccomplishedwheneverRSA
(
RSB) input is taken to a LOW state. During reset, the internal read and write
pointersassociatedwiththeFIFOaresettothefirstlocation.Aresetisrequired
after power-up before a write operation can take place. The Full Flag,
FFA
(
FFB)andProgrammableAlmost-FullFlag,PAFA(PAFB)willberesettoHIGH
aftertRSF. TheEmptyFlag,
EFA(EFB)andProgrammableAlmost-EmptyFlag,
PAEA(PAEB)willberesettoLOWaftertRSF. Duringreset,theoutputregister
is initialized to all zeros and the offset registers are initialized to their default
values.
Write Clock (WCLKA, WCLKB) — A write cycle to Array A (B) is initiated
on the LOW-to-HIGH transition of WCLKA (WCLKB). Data set-up and hold
times must be met with respect to the LOW-to-HIGH transition of WCLKA
(WCLKB). The Full Flag,
FFA (FFB) and Programmable Almost-Full Flag,
PAFA(PAFB)aresynchronizedwithrespecttotheLOW-to-HIGHtransitionof
the Write Clock, WCLKA (WCLKB).
The Write and Read clock can be asynchronous or coincident.
Write Enable 1 (
WENA1, WENB1) — If FIFO A (B) is configured for
programmable flags,
WENA1(WENB1) is the only enable control pin. In this
configuration,when
WENA1(WENB1)isLOW,datacanbeloadedintotheinput
register of RAM Array A (B) on the LOW-to-HIGH transition of every Write
Clock, WCLKA (WCLKB). Data is stored in Array A (B) sequentially and
independently of any on-going read operation.
In this configuration, when
WENA1 (WENB1) is HIGH, the input register
holds the previous data and no new data is allowed to be loaded into the
register.
If the FIFO is configured to have two write enables, which allows for depth
expansion. See Write Enable 2 paragraph below for operation in this
configuration.
To prevent data overflow,
FFA(FFB) will go LOW, inhibiting further write
operations. Upon the completion of a valid read cycle, the
FFA(FFB) will go
HIGH after tWFF, allowing a valid write to begin.
WENA1(WENB1) is ignored
when FIFO A (B) is full.
Read Clock (RCLKA, RCLKB) — Data can be read from Array A (B)
on the LOW-to-HIGH transition of RCLKA (RCLKB). The Empty Flag,
EFA
(
EFB)andProgrammableAlmost-EmptyFlag,PAEA(PAEB)aresynchronized
with respect to the LOW-to-HIGH transition of RCLKA (RCLKB).
The Write and Read Clock can be asynchronous or coincident.
Read Enables (
RENA1, RENA2, RENB1, RENB2) — When both Read
Enables,
RENA1, RENA2(RENB1, RENB2) are LOW, data is read from Array
A (B) to the output register on the LOW-to-HIGH transition of the Read Clock,
RCLKA (RCLKB).
NOTE:
4093 tbl 08
1. For the purposes of this table, WENA2 and WENB2 = VIH.
2. The same selection sequence applies to reading from the registers.
RENA1 and RENA2
(
RENB1 and RENB2) are enabled and read is performed on the LOW-to-HIGH transition
of RCLKA (RCLKB).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS3111P14-5S | CONN RCPT 5POS CBL MNT W/SCKT |
| VI-B63-IV-F2 | CONVERTER MOD DC/DC 24V 150W |
| MS27472E10A99S | CONN RCPT 7POS WALL MT W/SCKT |
| IDT72V825L15PF | IC SYNCFIFO 1024X18X2 128-TQFP |
| XRT73R06IB | IC LIU E3/DS3/STS-1 6CH 217BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72V831L15TF8 | 功能描述:IC SYNC FIFO 2048X9 15NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72V831L15TFI | 功能描述:IC SYNC FIFO 2048X9 15NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72V831L15TFI8 | 功能描述:IC SYNC FIFO 2048X9 15NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72V831L20PF | 功能描述:IC SYNC FIFO 2048X9 20NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72V831L20PF8 | 功能描述:IC SYNC FIFO 2048X9 20NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
發(fā)布緊急采購，3分鐘左右您將得到回復。