IDT72V801/72V8211/72V821/72V831/72V841/72V851 3.3V DUAL CMOS SyncFIFOTM DUAL 256 x 9, DUAL 512 x 9, " />
參數(shù)資料
型號: IDT72V841L15PF8
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 7/16頁
文件大小: 0K
描述: IC FIFO SYNC 2048X18 15NS 64QFP
標(biāo)準(zhǔn)包裝: 750
系列: 72V
功能: 異步
存儲容量: 36.8K(2K x 18)
數(shù)據(jù)速率: 67MHz
訪問時間: 15ns
電源電壓: 3 V ~ 3.6 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-TQFP(14x14)
包裝: 帶卷 (TR)
其它名稱: 72V841L15PF8
15
IDT72V801/72V8211/72V821/72V831/72V841/72V851 3.3V DUAL CMOS SyncFIFOTM
DUAL 256 x 9, DUAL 512 x 9, DUAL 1K x 9, DUAL 2K x 9, DUAL 4K x 9, DUAL 8K x 9
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
OCTOBER 22, 2008
the intermixed data according to type, sending one kind to FIFO A and the other
kind to FIFO B. Then, at the outputs, each data type is transferred to its
appropriate destination. Additional IDT72V801/72V811/72V821/72V831/
72V841/72V851s permit more than two priority levels. Priority buffering is
particularly useful in network applications.
TWO PRIORITY DATA BUFFER
CONFIGURATION
The two FIFOs contained in the IDT72V801/72V811/72V821/72V831/
72V841/72V851 can be used to prioritize two different types of data shared
on a system bus. When writing from the bus to the FIFO, control logic sorts
Figure 16. Block Diagram of Two Priority Configuration
Figure 17. Block Diagram of Bidirectional Configuration
BIDIRECTIONAL CONFIGURATION
The two FIFOs of the IDT72V801/72V811/72V821/72V831/72V841/
72V851 can be used to buffer data flow in two directions. In the example that
follows, a processor can write data to a peripheral controller via FIFO A, and,
in turn, the peripheral controller can write the processor via FIFO B.
RAM ARRAY A
Processor
Data
DA0-DA8
QA0-QA8
OEA
RENA
Address
IDT
72V801
72V811
72V821
72V831
72V841
72V851
DB0-DB8
QB0-QB8
OEB2
WENB1
Control Logic
RAM
9-bit
bus
RCLKA
WCLKB
Control
9
WCLKA
WENA1
RAM ARRAY B
RENB1
Clock
RCLKB
WENB2 RENB2
WENA2 RENA2
VCC
9
Voice
Processing
Card
Data
I/O Data
Clock
Control Logic
Address
Control
Image
Processing
Card
Data
I/O Data
Clock
Control Logic
Address
Control
4093 drw 18
RAM ARRAY A
Processor
Peripheral
Controller
Data
DA0-DA8
QA0-QA8
Data
OEA
RENA1
Address
I/O Data
IDT
72V801
72V811
72V821
72V831
72V841
72V851
DB0-DB8
QB0-QB8
OEB
WENB1
Control
Logic
RAM
9-bit
bus
9-bit
bus
RCLKA
WCLKB
Control
9
WCLKA
WENA1
RAM ARRAY B
RENB1
Clock
RCLKB
DMA Clock
Control
Logic
Address
Control
9
WENB2
RENB2
WENA2 RENA2
VCC
4093 drw 19
相關(guān)PDF資料
PDF描述
MS27484T18B32SA CONN PLUG 32POS STRAIGHT W/SCKT
GTC030-28-2S CONN RCPT 14POS PANEL MNT W/SCKT
MS27474E8F35SD CONN RCPT 6POS JAM NUT W/SCKT
MS27467E21F16PB CONN PLUG 16POS STRAIGHT W/PINS
MS27484E14B5SD CONN PLUG 5POS STRAIGHT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72V841L15PFG 功能描述:IC FIFO SYNC DUAL 15NS 64-TQFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT72V841L15PFG8 制造商:Integrated Device Technology Inc 功能描述:IC FIFO SYNC 2048X18 15NS 64QFP
IDT72V841L15PFI 功能描述:IC FIFO SYNC 2048X18 15NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT72V841L15PFI8 功能描述:IC FIFO SYNC 2048X18 15NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT72V841L15TF 功能描述:IC FIFO SYNC 2048X18 15NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF