6
INDUSTRIALTEMPERATURERANGE
IDT74FCT163344A/C
3.3V CMOS ONE-TO-FOUR ADDRESS/CLOCK DRIVER
Pulse
Generator
RT
D.U.T.
V CC
VIN
CL
VOUT
50pF
500
Ω
500
Ω
Open
GND
6v
3V
1.5V
0V
3V
1.5V
0V
3V
1.5V
0V
3V
1.5V
0V
DATA
INPUT
TIMING
INPUT
PRESET
CLEAR
ETC.
tSU
tH
tREM
tSU
tH
PRESET
CLEAR
CLOCK ENABLE
ETC.
HIGH-LOW-HIGH
PULSE
LOW-HIGH-LOW
PULSE
tW
1.5V
SAME PHASE
INPUT TRANSITION
3V
1.5V
0V
1.5V
VOH
tPLH
OUTPUT
OPPOSITE PHASE
INPUT TRANSITION
3V
1.5V
0V
tPLH
tPHL
VOL
CONTROL
INPUT
3V
1.5V
0V
3V
0V
OUTPUT
NORMALLY
LOW
OUTPUT
NORMALLY
HIGH
SWITCH
6V
SWITCH
GND
VOL
0.3V
tPLZ
tPZL
tPZH
tPHZ
3V
0V
1.5V
ENABLE
DISABLE
VOH
tPLH1
OUTPUT 1
OUTPUT 2
tSK(x)
tPLH2
VIH
0V
VOH
VT
VOL
VOH
VT
VOL
INPUT
tPHL1
tPHL2
tSK(x)
tSK(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|
TEST CIRCUITS AND WAVEFORMS
Propagation Delay
Test Circuits for All Outputs
Enable and Disable Times
Set-up, Hold, and Release Times
Pulse Width
Test
Switch
Open Drain
Disable Low
6V
Enable Low
Disable High
GND
Enable High
All Other Tests
Open
SWITCH POSITION
DEFINITIONS:
CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.
NOTES:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate
≤ 1.0MHz; tF ≤ 2.5ns; tR ≤ 2.5ns.
3. if VCC is below 3V, input voltage swings should be adjusted not to exceed VCC.
Output Skew - tSK(X)
NOTES:
1.
For tSK(o) OUTPUT1 and OUTPUT2 are any two outputs.
2.
For tSK(b) OUTPUT1 and OUTPUT2 are in the same bank.