
IDT54/74FCT16652T/AT/CT/ET, FCT162652T/AT/CT/ET
FAST CMOS 16-BIT BUS TRANSCEIVER/REGISTER
MILITARY AND COMMERCIAL TEMPERATURE RANGES
7
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
FCT16652T/162652T
FCT16652AT/162652AT
Com'l.
Mil.
Com'l.
Mil.
Symbol
Parameter
Condition
(1)
Min.
(2)
Max.
Min.
(2)
Max.
Min.
(2)
Max.
Min.
(2)
Max.
Unit
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
PLH
t
PHL
t
PLH
t
PHL
t
SU
Propagation Delay
Bus to Bus
Output Enable Time
xOEAB or x
OEBA
to Bus
Output Disable Time
xOEAB or x
OEBA
to Bus
Propagation Delay
Clock to Bus
Propagation Delay xSBA or
xSAB to Bus
Set-up Time HIGH or LOW
Bus to Clock
Hold Time HIGH or LOW
Bus to Clock
Clock Pulse Width
HIGH or LOW
t
SK
(o) Output Skew
(3)
C
L
= 50pF
R
L
= 500
2.0
9.0
2.0
11.0
2.0
6.3
2.0
7.7
ns
2.0
14.0
2.0
15.0
2.0
9.8
2.0
10.5
ns
2.0
9.0
2.0
11.0
2.0
6.3
2.0
7.7
ns
2.0
9.0
2.0
10.0
2.0
6.3
2.0
7.0
ns
2.0
11.0
2.0
12.0
2.0
7.7
2.0
8.4
ns
4.0
—
4.5
—
2.0
—
2.0
—
ns
t
H
2.0
—
2.0
—
1.5
—
1.5
—
ns
t
W
6.0
—
6.0
—
5.0
—
5.0
—
ns
—
0.5
—
0.5
—
0.5
—
0.5
ns
FCT16652CT/162652CT
FCT16652ET/162652ET
Com'l.
Mil.
Com'l.
Mil.
Symbol
Parameter
Condition
(1)
Min.
(2)
Max.
Min.
(2)
Max.
Min.
(2)
Max.
Min.
(2)
Max.
Unit
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
PLH
t
PHL
t
PLH
t
PHL
t
SU
Propagation Delay
Bus to Bus
Output Enable Time
xOEAB or x
OEBA
to Bus
Output Disable Time
xOEAB or x
OEBA
to Bus
Propagation Delay
Clock to Bus
Propagation Delay xSBA or
xSAB to Bus
Set-up Time HIGH or LOW
Bus to Clock
Hold Time HIGH or LOW
Bus to Clock
Clock Pulse Width
HIGH or LOW
t
SK
(o) Output Skew
(3)
C
L
= 50pF
R
L
= 500
1.5
5.4
1.5
6.0
1.5
3.8
—
—
ns
1.5
7.8
1.5
8.9
1.5
4.8
—
—
ns
1.5
6.3
1.5
7.7
1.5
4.0
—
—
ns
1.5
5.7
1.5
6.3
1.5
3.8
—
—
ns
1.5
6.2
1.5
7.0
1.5
4.2
—
—
ns
2.0
—
2.0
—
2.0
—
—
—
ns
t
H
1.5
—
1.5
—
0.0
—
—
—
ns
t
W
5.0
—
5.0
—
3.0
(4)
—
—
—
ns
—
0.5
—
0.5
—
0.5
—
—
ns
NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. This limit is guaranteed but not tested.
2549 tbl 09
2549 tbl 10