參數(shù)資料
型號(hào): IDT74VC16244A
廠商: Integrated Device Technology, Inc.
英文描述: 3.3V CMOS 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O
中文描述: 3.3V的CMOS 16位緩沖/驅(qū)動(dòng)器,三態(tài)輸出,5伏的I / O
文件頁(yè)數(shù): 5/6頁(yè)
文件大小: 70K
代理商: IDT74VC16244A
INDUSTRIAL TEMPERATURE RANGE
IDT74LVC16244A
3.3V CMOS 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
5
Open
V
LOAD
GND
V
CC
Pulse
Generator
D.U.T.
500
500
C
L
R
T
V
IN
V
OUT
(1, 2)
LVC Link
INPUT
V
IH
V
T
0V
V
OH
V
T
V
OL
V
OH
V
T
V
OL
t
PLH1
t
SK
(x)
OUTPUT 1
OUTPUT 2
t
PHL1
t
SK
(x)
t
PLH2
t
PHL2
t
SK
(x)
= t
PLH2
-
t
PLH1
or
t
PHL2
-
t
PHL1
LVC Link
SAME PHASE
INPUT TRANSITION
OPPOSITE PHASE
INPUT TRANSITION
0V
V
OH
V
T
0V
V
OL
t
PLH
t
PHL
t
PHL
t
PLH
OUTPUT
V
IH
V
T
V
IH
V
T
LVC Link
DATA
INPUT
TIMING
INPUT
0V
V
IH
V
T
0V
V
IH
V
T
0V
V
IH
V
T
0V
t
REM
ASYNCHRONOUS
CONTROL
SYNCHRONOUS
CONTROL
t
SU
t
H
t
SU
t
H
V
IH
V
T
LVC Link
LOW-HIGH-LOW
PULSE
HIGH-LOW-HIGH
PULSE
V
T
t
W
V
T
LVC Link
CONTROL
INPUT
t
PLZ
0V
OUTPUT
NORMALLY
LOW
t
PZH
0V
SWITCH
CLOSED
OUTPUT
NORMALLY
HIGH
ENABLE
DISABLE
SWITCH
OPEN
t
PHZ
0V
V
OL+
V
LZ
V
OL
V
OH
V
OH-
V
HZ
V
T
V
T
t
PZL
V
LOAD/2
V
LOAD/2
V
IH
V
T
LVC Link
TEST CIRCUITS AND WAV EFORMS
TEST CONDITIONS
Propagation Delay
Test Circuit for All Outputs
Enable and Disable Times
Set-up, Hold, and Release Times
NOTES:
1. For t
SK
(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t
SK
(b) OUTPUT1 and OUTPUT2 are in the same bank.
DEFINITIONS:
C
L
= Load capacitance: includes jig and probe capacitance.
R
T
= Termnation resistance: should be equal to Z
OUT
of the Pulse Generator.
NOTES:
1. Pulse Generator for All Pulses: Rate
10MHz; t
F
2.5ns; t
R
2.5ns.
2. Pulse Generator for All Pulses: Rate
10MHz; t
F
2ns; t
R
2ns.
Output Skew - t
SK
(
X
)
Pulse Width
NOTE:
1. Diagramshown for input Control Enable-LOW and input Control Disable-HIGH.
Symbol
V
LOAD
V
IH
V
T
V
LZ
V
HZ
C
L
V
CC(1)
= 3.3V±0.3V V
CC(1)
= 2.7V
6
2.7
1.5
300
300
50
V
CC(2)
= 2.5V±0.2V
2 x Vcc
Vcc
Vcc
/ 2
150
150
30
Unit
V
V
V
mV
mV
pF
6
2.7
1.5
300
300
50
SWITCH POSITION
Test
Open Drain
Disable Low
Enable Low
Disable High
Enable High
All Other Tests
Switch
V
LOAD
GND
Open
相關(guān)PDF資料
PDF描述
IDT77105L25TF PHY (TC-PMD) for 25.6 Mbps ATM Networks
IDT77105L25TFI PHY (TC-PMD) for 25.6 Mbps ATM Networks
IDT77105 PHY (TC-PMD) for 25.6 Mbps ATM Networks
IDT77155L155 PHY (TC-PMD) USER NETWORK INTERFACE FOR 155 MBPS ATM NETWORK APPLICATIONS
IDT77155 PHY (TC-PMD) USER NETWORK INTERFACE FOR 155 MBPS ATM NETWORK APPLICATIONS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT75H652BS500BT 制造商:INT_DEV_TECH 功能描述:
IDT75K72234S200BR 制造商:INT_DEV_TECH 功能描述:
IDT75N43102 S50BC 制造商:INT_DEV_TECH 功能描述:
IDT75N43102S50BC 制造商:Integrated Device Technology Inc 功能描述:
IDT75SKHS72100IMS 制造商:Integrated Device Technology Inc 功能描述:IC NET SEARCH ENGINE