- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377485 > IDT7M1002S40G (INTEGRATED DEVICE TECHNOLOGY INC) 16K x 32 CMOS DUAL-PORT STATIC RAM MODULE PDF資料下載
參數(shù)資料
| 型號： | IDT7M1002S40G |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | 16K x 32 CMOS DUAL-PORT STATIC RAM MODULE |
| 中文描述： | 16K X 32 MULTI-PORT DEVICE SRAM MODULE, 40 ns, PMA121 |
| 文件頁數(shù)： | 10/12頁 |
| 文件大?。?/td> | 166K |
| 代理商： | IDT7M1002S40G |
7.02
10
IDT7M1002
16K x 32 CMOS DUAL-PORT STATIC RAM MODULE
MILITARY AND COMMERCIAL TEMPERATURE RANGES
TIMING WAVEFORM OF WRITE WITH
BUSY
INPUT (M/
S
≤
VIL)
2795 drw 13
t
WP
t
WH
t
WB
BUSY
DATA
INR
R/
W
TIMING WAVEFORM OF BUSY ARBITRATION (
CS
CONTROLLED TIMING)
(1)
2795 drw 14
t
BDC
ADDR "A"
AND "B"
t
APS(2)
t
BAC
ADDRESS MATCH
CS
"B"
CS
"A"
BUSY
"B"
ADDR"B"
2795 drw 15
t
BDA
ADDR "A"
t
BAA
ADDRESS "N"
t
APS(2)
MATCHING ADDRESS "N"
BUSY
"B"
NOTES:
1. All timing is the same for the left and right ports. Port “A” may be either the left or right port. Port “B” is the port opposite from “A”.
2. If t
APS
is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.
TIMING WAVEFORM OF BUSY ARBITRATION (CONTROLLED BY ADDRESS MATCH TIMING
(1)
相關PDF資料 |
PDF描述 |
|---|---|
| IDT7M1002S40GB | 16K x 32 CMOS DUAL-PORT STATIC RAM MODULE |
| IDT7M1002S45G | 16K x 32 CMOS DUAL-PORT STATIC RAM MODULE |
| IDT7M1002S45GB | 16K x 32 CMOS DUAL-PORT STATIC RAM MODULE |
| IDT7M1014 | 4K x 36 BiCMOS DUAL-PORT STATIC RAM MODULE |
| IDT7M1014S15G | 4K x 36 BiCMOS DUAL-PORT STATIC RAM MODULE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IDT7M134S45C | 制造商:IDT 功能描述:IDT7M134S45C |
| IDT7M135S45C | 制造商:IDT 功能描述:IDT7M135S45C |
| IDT7M464S65C | 制造商:Integrated Device Technology Inc 功能描述:Static RAM Memory Module, 16K x 4, 22 Pin, Ceramic, DIP |
| IDT7M464S85C | 制造商:Integrated Device Technology Inc 功能描述:Static RAM Memory Module, 16K x 4, 22 Pin, Ceramic, DIP |
| IDT7M624S45CB | 制造商:Integrated Device Technology Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。