- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377488 > IDTCSP2510DPGI (INTEGRATED DEVICE TECHNOLOGY INC) 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER PDF資料下載
參數(shù)資料
| 型號(hào)： | IDTCSP2510DPGI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER |
| 中文描述： | 2510 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| 封裝： | TSSOP-24 |
| 文件頁(yè)數(shù)： | 4/9頁(yè) |
| 文件大?。?/td> | 72K |
| 代理商： | IDTCSP2510DPGI |
4
0
°
C TO 85
°
C TEMPERATURE RANGE
IDTCSP2510D
3.3V PHASE-LOCK LOOP CLOCK DRIVER
DC ELECTRICAL CHARACTERISTICS OV ER OPERATING FREE-AIR TEMPERA-
TURE RANGE
(1)
Symbol
V
IK
V
IH
V
IL
Description
Input Clamp Voltage
Input HIGH Level
Input LOW Level
Test Conditions
I
I
= -18mA
V
DD
3V
Min.
2
V
DD
– 0.2
2.1
2.4
Typ.
(2)
Max.
– 1.2
0.8
0.2
0.8
0.55
±5
10
Unit
V
V
V
I
OH
= -100
μ
A
I
OH
= -12mA
I
OH
= -6mA
I
OL
= 100
μ
A
I
OL
= 12mA
I
OL
= 6mA
V
I
= V
DD
or GND
V
I
= V
DD
or GND, AV
DD
= GND,
I
O
= 0, Outputs: LOW or HIGH
One input at V
DD
- 0.6V, other inputs at V
DD
or GND
Mn. to Max.
3V
3V
Mn. to Max.
3V
3V
3.6V
3.6V
V
OH
HIGH Level Output Voltage
V
V
OL
LOW Level Output Voltage
V
I
I
Input Current
Supply Current
μ
A
μ
A
I
DD
I
DD
C
PD
Change in Supply Current
Power Dissipation Capacitance
3.3V to 3.6V
3.6V
10
500
14
μ
A
pF
I
DDA
(3)
AV
DD
Power Supply Current
AV
DD
= 3.3V
10
mA
NOTES:
1. For Industrial devices, operating free-air temperature = -40°C to +85°C.
2. For conditions shown as Min. or Max., use the appropriate value specified under recommended operating conditions.
3. For I
DD
of AV
DD
, see TYPICAL CHARACTERISTICS.
OPERATING FREE-AIR TEMPERATURE
(1)
Min.
50
40%
Max.
175
60%
1
Unit
MHz
Clock frequency
Input clock duty cycle
Stabilization time
(2)
f
CLOCK
ms
TIMING REQUIREMENTS OV ER OPERATING RANGE OF SUPPLY VOLTAGE AND
NOTES:
1. For Industrial devices, operating free-air temperature = -40°C to +85°C.
2. Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase
reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew and jitter parameters given in the switching characteristics
table are not applicable.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDTCSP2510DPG | SENSOR OPTICAL SLOTTED 1.0MM |
| IDTCSP2510D | 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER |
| IDTCSPT857CNL | 2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER |
| IDTCSPT857C | 2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER |
| IDTCSPT857CBV | 2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDTCSP2510DPGI8 | 功能描述:IC CLK DVR PLL ZDB 1:10 24TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大:240MHz 除法器/乘法器:是/無(wú) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| IDTCSP5940Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ten Distributed-Output Clock Driver |
| IDTCSPF2510C | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:3.3V PHASE-LOCK LOOP CLOCK DRIVER |
| IDTCSPF2510CPG | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:3.3V PHASE-LOCK LOOP CLOCK DRIVER |
| IDTCSPF2510CPGG | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:3.3V PHASE-LOCK LOOP CLOCK DRIVER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。