- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377488 > IDTCSPT857CPAGI (INTEGRATED DEVICE TECHNOLOGY INC) 2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER PDF資料下載
參數(shù)資料
| 型號： | IDTCSPT857CPAGI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER |
| 中文描述： | 857 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 封裝： | GREEN, TSSOP-48 |
| 文件頁數(shù)： | 9/15頁 |
| 文件大?。?/td> | 148K |
| 代理商： | IDTCSPT857CPAGI |
9
IDTCSPT857C
2.5V - 2.6V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
SWITCHING CHARACTERISTICS FOR PC3200
Symbol
Description
t
PLH(1)
LOW to HIGH Level Propagation Delay Time
t
PHL(1)
HIGH to LOW Level Propagation Delay Time
t
JIT(PER)
Jitter (period), see figure 6
Test Conditions
Test mode, CLK to any output
Test mode, CLK to any output
66MHz
200 MHz
66MHz
200 MHz
66MHz
200 MHz
200 MHz (20% to 80%)
Min.
Typ.
(1)
4.5
4.5
Max.
Unit
ns
ns
ps
– 90
– 50
– 180
– 75
– 160
– 75
1
1
– 50
90
50
180
75
160
75
2.5
4
50
75
900
V
DDQ
/2
+ 0.15
t
JIT(CC)
Jitter (cycle-to-cycle), see figure 3
ps
t
JIT(HPER)
Half-Period Jitter, see figure 7
ps
t
SLR(O)
t
SLR(I)
t
(
)
t
SK(O)
t
R,
t
F
V
OX(5)
Output Clock Slew Rate (Single-Ended)
Input Clock Slew Rate
Static Phase Offset, see figure 4
(2,3)
Output Skew, see figure 5
Output Rise and Fall Times (20% to 80%)
Output Differential Voltage
V/ns
V/ns
ps
ps
ps
V
200 MHz
Load: 120
/ 14pF
Differential outputs are termnated
with 120
650
V
DDQ
/2
– 0.15
The PLL on the CSPT857 will meet all the above test parameters while supporting SSC synthesizers
(4)
with the following parameters:
SSC
Modulation Frequency
SSC
Clock Input Frequency Deviation
f
3dB
PLL Loop Bandwidth
30
0
5
50
-0.5
KHz
%
MHz
NOTES:
1.
2.
3.
4.
5.
Refers to transition of non-inverting output.
Static phase offset does not include jitter.
t(
φ
) is measured with input clock slew rate t
SLR
(
I
) = 2V/ns and an input differential voltage V
ID
of 1.75V.
The SSC requirements meet the Intel PC100 SDRAMRegistered DIMMspecification.
V
OX
is specified at the SDRAMclock input or test load.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDTCSPT857CPAI | 2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER |
| IDTCSPT857CPF | 2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER |
| IDTCSPT857CPFI | 2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER |
| IDTCSPU877ABVG | 1.8V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER |
| IDTCSPU877ANL | 1.8V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDTCSPT857CPAI | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER |
| IDTCSPT857CPF | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER |
| IDTCSPT857CPFI | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER |
| IDTCSPT857D | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER |
| IDTCSPT857DBV | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。